English
Language : 

CY28446 Datasheet, PDF (18/21 Pages) SpectraLinear Inc – Clock Generator for Intel® Calistoga Chipset
AC Electrical Specifications (continued)
Parameter
Description
VOVS
Maximum Overshoot Voltage
Condition
VUDS
Minimum Undershoot Voltage
VRB
Ring Back Voltage
PCI/PCIF at 3.3V
See Figure 15. Measure SE
TDC
PCI Duty Cycle
Measurement at 1.5V
TPERIOD
Spread Disabled PCIF/PCI Period
Measurement at 1.5V
TPERIODSS Spread Enabled PCIF/PCI Period, SSC Measurement at 1.5V
TPERIODAbs Spread Disabled PCIF/PCI Period
Measurement at 1.5V
TPERIODSSAbs Spread Enabled PCIF/PCI Period, SSC Measurement at 1.5V
THIGH
PCIF and PCI high time
Measurement at 2.4V
TLOW
PCIF and PCI low time
Measurement at 0.4V
TR / TF
PCIF/PCI rising and falling Edge Rate Measured between 0.8V and 2.0V
TSKEW
Any PCI clock to Any PCI clock Skew Measurement at 1.5V
TCCJ
PCIF and PCI Cycle to Cycle Jitter
Measurement at 1.5V
LACC
PCIF/PCI Long Term Accuracy
Measured at crossing point VOX
48_M at 3.3V
TDC
TPERIOD
TPERIODAbs
THIGH
TLOW
TR / TF
TCCJ
LACC
REF at 3.3V
Duty Cycle
Period
Absolute Period
48_M High time
48_M Low time
Rising and Falling Edge Rate
Cycle to Cycle Jitter
48M Long Term Accuracy
Measurement at 1.5V
Measurement at 1.5V
Measurement at 1.5V
Measurement at 2.4V
Measurement at 0.4V
Measured between 0.8V and 2.0V
Measurement at 1.5V
Measured at crossing point VOX
TDC
REF Duty Cycle
TPERIOD
REF Period
TPERIODAbs REF Absolute Period
TR / TF
REF Rising and Falling Edge Rate
TSKEW
REF Clock to REF Clock
TCCJ
REF Cycle to Cycle Jitter
LACC
Long Term Accuracy
ENABLE/DISABLE and SET-UP
Measurement at 1.5V
Measurement at 1.5V
Measurement at 1.5V
Measured between 0.8V and 2.0V
Measurement at 1.5V
Measurement at 1.5V
Measurement at 1.5V
TSTABLE
TSS
TSH
Clock Stabilization from Power-up
Stopclock Set-up Time
Stopclock Hold Time
CY28446
Min.
–
–0.3
–
Max.
VHIGH +
0.3
–
0.2
Unit
V
V
V
45
29.99100
29.9910
29.49100
29.49100
12.0
12.0
1.0
–
–
–
55
%
30.00900 ns
30.15980 ns
30.50900 ns
30.65980 ns
–
ns
–
ns
4.0 V/ns
500
ps
500
ps
300 ppm
45
20.83125
20.48125
8.09
7.694
1.0
–
–
55
%
20.83542 ns
21.18542 ns
11.3 ns
11.3 ns
4.0 V/ns
350
ps
300 ppm
45
69.8203
68.82033
1.0
–
–
–
55
%
69.8622 ns
70.86224 ns
4.0 V/ns
500
ps
1000 ps
300 ppm
–
1.8
ms
10.0
–
ns
0
–
ns
Document #: 001-00168 Rev *D
Page 18 of 21