CYP15G0101 Datasheet, PDF (1/39 Pages) Cypress Semiconductor – Single-channel HOTLink Transceiver

CYP15G0101DXB
CYV15G0101DXB
Single-channel HOTLink II™ Transceiver
Features
• Single-channel transceiver for 195 to 1500 MBaud serial
signaling rate
• Second-generation HOTLink^® technology
• Compliant to multiple standards
— ESCON, DVB-ASI, Fibre Channel and Gigabit
Ethernet (IEEE802.3z)
— CYV15G0101DXB also compliant to SMPTE 259M
and SMPTE 292M
— 8B/10B encoded or 10-bit unencoded data
• Selectable parity check/generate
• Selectable input clocking options
• Selectable output clocking options
• MultiFrame™ Receive Framer
— Bit and Byte alignment
— Comma or full K28.5 detect
— Single- or Multi-Byte framer for byte alignment
— Low-latency option
• Synchronous LVTTL parallel input and parallel output
interface
• Internal phase-locked loops (PLLs) with no external
PLL components
• Dual differential PECL-compatible serial inputs
— Internal DC-restoration
• Dual differential PECL-compatible serial outputs
— Source matched for driving 50W transmission lines
— No external bias resistors required
— Signaling-rate controlled edge-rates
• Optional Elasticity Buffer in Receive Path
• Optional Phase Align Buffer in Transmit Path
• Compatible with
— fiber-optic modules
— copper cables
— circuit board traces
• JTAG boundary scan
• Built-In Self-Test (BIST) for at-speed link testing
• Per-channel Link Quality Indicator
— Analog signal detect
— Digital signal detect
• Low power 1.25W @ 3.3V typical
• Single 3.3V supply
• 100-ball BGA
• 0.25m BiCMOS technology
Functional Description
The CYP(V)15G0101DXB^[1] single-channel HOTLink II™
transceiver is a point-to-point communications building block
allowing the transfer of data over a high-speed serial link
(optical fiber, balanced, and unbalanced copper transmission
lines) at signaling speeds ranging from 195 to 1500 MBaud.
The transmit channel accepts parallel characters in an Input
Register, encodes each character for transport, and converts
it to serial data. The receive channel accepts serial data and
converts it to parallel data, frames the data to character bound-
aries, decodes the framed characters into data and special
characters, and presents these characters to an Output
Register. Figure 1 illustrates typical connections between
independent host systems and corresponding
CYP(V)15G0101DXB parts. As a second-generation HOTLink
device, the CYP(V)15G0101DXB extends the HOTLink II
family with enhanced levels of integration and faster data
rates, while maintaining serial-link compatibility (data,
command, and BIST) with other HOTLink devices.
10
10
Serial Link
10
10
Backplane or Cabled
Connections
Figure 1. HOTLink II System Connections
Note:
1. CYV15G0101DXB refers to SMPTE 259M and SMPTE 292M compliant devices.
CYP15G0101DXB refers to devices not compliant to SMPTE 259M and SMPTE 292M pathological test requirements.
CYP(V)15G0101DXB refers to both devices.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-02031 Rev. *I
Revised March 16, 2004