CYM1465A Datasheet, PDF(1/7 Page) Cypress Semiconductor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

CYM1465A Datasheet, PDF (1/7 Pages) Cypress Semiconductor – 512K x 8 PDIP Static RAM

65A

CYM1465A

Features

â¢ 4.5Vâ5.5V operation

â¢ CMOS SRAM for optimum speed and power

â¢ Low active power (165 mW max.)

â¢ Low standby power (L Version)â(110 ÂµW max)

â¢ 2V data retention (L Version)

â¢ JEDEC-compatible pinout

â¢ 32-pin, 0.6-inch-wide DIP package

â¢ TTL-compatible inputs and outputs

Functional Description

The CYM1465A is a high-performance CMOS static RAM or-

ganized as 512K words by 8 bits. Easy memory expansion is

provided by an active LOW chip enable (CE), an active LOW

Output Enable (OE), and three-state drivers. This device has

512K x 8 PDIP Static RAM

an automatic power-down feature that reduces power con-

sumption by more than 99% when deselected.

Writing to the SRAM is accomplished when the chip select

(CS) and write enable (WE) inputs are both LOW. Data on the

eight input/output pins (I/O0 through I/O7) of the device is then

written into the memory location specified on the address pins

(A0 through A18). Reading from the device is accomplished by

taking chip select (CE) and output enable (OE) LOW while

write enable (WE) remains inactive or HIGH. Under these con-

ditions, the contents of the memory location specified on the

address pins (A0 through A18) will appear on the eight appro-

priate data input/output pins (I/O0 through I/O7).The eight in-

put/output pins (I/O0 through I/O7) are placed in a high imped-

ance state when the device is deselected (CE HIGH), the

outputs are disabled (OE HIGH), or during a write operation

(CE LOW, and WE LOW).

The CYM1465A is available in a 32-pin 600-mil wide body

PDIP package.

Logic Block Diagram

A12

A14

A16

A17

INPUT BUFFER

512 x 256 x 8

ARRAY

COLUMN

DECODER

POWER

DOWN

Selection Guide

Maximum Access Time (ns)

Maximum Operating Current (mA)

Maximum Standby Current (ÂµA)

Pin Configuration

DIP

Top View

A18 1 S

32 VCC

A16 2

A14 3

31 A15

30 A17

A12 4

29 WE

I/O0

A7 5

28 A13

A6 6

27 A8

I/O1

A5 7

A4 8

26 A9

25 A11

I/O2

A3 9

A2 10

24 OE

23 A10

I/O3

A1 11

A0 12

22 CE

21 I/O7

I/O4

I/O0 13

I/O1 14

20 I/O6

19 I/O5

I/O5

I/O2 15

18 I/O4

GND 16

17 I/O3

I/O6

I/O7

CYM1465A-70

CYM1465A-85

Cypress Semiconductor Corporation â¢ 3901 North First Street â¢ San Jose â¢ CA 95134 â¢ 408-943-2600

Document #: 38-05269 Rev. **

Revised March 15, 2002

▷