English
Language : 

CY8C20142_09 Datasheet, PDF (1/15 Pages) Cypress Semiconductor – CapSense Express-4 Configurable IOs
CY8C20142
CapSense Express™ - 4 Configurable IOs
Features
■ 4 configurable IOs supporting
❐ CapSense™ buttons
❐ LED drive
❐ Interrupt outputs
❐ WAKE on interrupt input
❐ Bi-directional sleep control pin
❐ User defined input or output
■ 2.4V to 2.9V, 3.10V to 3.6V, and 4.75V to 5.25V operating
voltage
■ Industrial temperature range: –40°C to +85°C
■ I2C slave interface for configuration
❐ I2C data transfer rate up to 400 kbps
■ Reduce BOM cost
❐ Internal oscillator - no external oscillators or crystal
❐ Free development tool - no external tuning components
■ Low operating current
❐ Active current:1.5 mA
❐ Deep sleep current: 2.6 uA
■ Available in 8-pin SOIC package
Overview
The CapSense Express™ controller allows the control of four
IOs configurable as capacitive sensing buttons or as GPIOs for
driving LEDs or interrupt signals based on various button
conditions. The GPIOs are also configurable for waking up the
device from sleep based on an interrupt input.
The user has the ability to configure buttons, outputs, and
parameters, through specific commands sent to the I2C port. The
IOs have the flexibility of mapping to capacitive buttons and as
standard GPIO functions such as interrupt output or input, LED
drive, and digital mapping of input to output using simple logical
operations. This enables easy PCB trace routing and reduces
the PCB size and stack up. CapSense Express products are
designed for easy integration into complex products.
Architecture
The logic block diagram shows the internal architecture of
CY8C20142.
The user can configure registers with parameters needed to
adjust the operation and sensitivity of the CapSense system.
CY8C20142 supports a standard I2C serial communication
interface that allows the host to configure the device and to read
sensor information in real time through easy register access.
The CapSense Express Core
The CapSense Express core has a powerful configuration and
control block. It encompasses SRAM for data storage, an
interrupt controller, and sleep and watchdog timers. System
resources provide additional capability, such as a configurable
I2C slave communication interface and various system resets.
The analog system contains the CapSense PSoC® block, which
supports capacitive sensing of up to four inputs.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-32159 Rev. *E
• San Jose, CA 95134-1709 • 408-943-2600
Revised January 28, 2009
[+] Feedback