CY8C20110 Datasheet, PDF (1/12 Pages) Cypress Semiconductor – CapSenseLITE - 10 Configurable IOs

CY8C20110
CapSenseLITE - 10 Configurable IOs
Features
■ Ten configurable IOs supporting
❐ CapSense buttons
❐ LED drive
❐ Interrupt outputs
❐ WAKE on interrupt input
❐ User defined input/output
■ 2.4V to 5.25V operating voltage
■ Industrial temperature range: –40°C to +85°C
■ I²C slave interface for configuration
■ Reduce BOM cost
❐ Internal oscillator - no external oscillators or crystal
❐ Free development tool - no external tuning components
■ Low operating current
❐ Active current: continuous sensor scan - 1mA
❐ Sleep current: no scan, continuous sleep - 2.6uA
■ Available in 16-pin QFN and 16-pin SOIC packages
Overview
The CapSenseLITE controller allows the control of ten IOs
configurable as capacitive sensing buttons or as GPIOs for
driving LEDs or interrupt signals based on various button
conditions. The GPIOs are also configurable for waking up the
device from sleep based on an interrupt input.
The user has the ability to configure buttons, outputs, and
parameters, through specific commands sent to the I²C port. The
IOs have the flexibility in mapping to capacitive buttons and as
standard GPIO functions such as interrupt output or input, LED
drive and digital mapping of input to output using simple logical
operations. This enables easy PCB trace routing and reduces
the PCB size and stack up. CapSenseLITE products are
designed for easy integration into complex products.
Architecture
The logic block diagram illustrates the internal architecture of
CY8C20110.
The user is able to configure registers with parameters needed
to adjust the operation and sensitivity of the CapSense system.
CY8C20110 supports a standard I²C serial communication
interface that allows the host to configure the device and to read
sensor information in real time through easy register access.
The CapSenseLITE Core
The CapSenseLITE Core has a powerful configuration and
control block. It encompasses SRAM for data storage, an
interrupt controller, along with sleep and watchdog timers.
System resources provide additional capability, such as a config-
urable I²C slave communication interface and various system
resets. The Analog system contains the CapSense PSoC block
and an internal 1.8V analog reference, which together support
capacitive sensing of up to 10 inputs.
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-17345 Rev. *B
• San Jose, CA 95134-1709 • 408-943-2600
Revised November 22, 2007
[+] Feedback