CY7C335 Datasheet, PDF (1/17 Pages) Cypress Semiconductor – Universal Synchronous EPLD

1CY 7C33 5
fax id: 6018
CY7C335
Features
• 100-MHz output registered operation
• Twelve I/O macrocells, each having:
— Registered, three-state I/O pins
— Input and output register clock select multiplexer
— Feed back multiplexer
— Output enable (OE) multiplexer
• Bypass on input and output registers
• All twelve macrocell state registers can be hidden
• User configurable I/O macrocells to implement JK or
RS flip-flops and T or D registers
• Input multiplexer per pair of I/O macrocells allows I/O
pin associated with a hidden macrocell state register
to be saved for use as an input
• Four dedicated hidden registers
• Twelve dedicated registered inputs with individually
programmable bypass option
• Three separate clocks—two input clocks, two output
clocks
• Common (pin 14-controlled) or product term-controlled
output enable for each I/O pin
• 256 product terms—32 per pair of macrocells, variable
distribution
• Global, synchronous, product term-controlled, state
register set and reset—inputs to product term are
clocked by input clock
Logic Block Diagram
OE/I₁₁
I₁₀
I₉
I₈
I₇
I₆
V_SS
14
13
12
11
10
9
8
Universal Synchronous EPLD
— 2-ns input set-up and 9-ns output register clock to
output
— 10-ns input register clock to state register clock
• 28-pin, 300-mil DIP, LCC, PLCC
• Erasable and reprogrammable
• Programmable security bit
Functional Description
The CY7C335 is a high-performance, erasable, programma-
ble logic device (EPLD) whose architecture has been opti-
mized to enable the user to easily and efficiently construct very
high performance state machines.
The architecture of the CY7C335, consisting of the user-con-
figurable output macrocell, bidirectional I/O capability, input
registers, and three separate clocks, enables the user to de-
sign high-performance state machines that can communicate
either with each other or with microprocessors over bidirec-
tional parallel buses of user-definable widths.
The four clocks permit independent, synchronous state ma-
chines to be synchronized to each other.
The user-configurable macrocells enable the designer to des-
ignate JK-, RS-, T-, or D-type devices so that the number of
product terms required to implement the logic is minimized.
The CY7C335 is available in a wide variety of packages in-
cluding 28-pin, 300-mil plastic and ceramic DIPs, PLCCs, and
LCCs.
I₅
I₄
I₃
I₂
I₁/CLK3 I₀/CLK2 CLK1
7
6
5
4
3
2
1
9
19
11
17
PROGRAMMABLE AND ARRAY
(258x68)
13
15
13 17 11 19 15
13
17
11
19
9
15
16
17
18
19
20
I/O₁₁
I/O₁₀
I/O₉
I/O₈
I/O₇
I/O₆
21
22
23
24
25
26
27
28
V_SS
V_{C C}
I/O₅
I/O₄
I/O₃
I/O₂
I/O₁
I/O₀
C335–1
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
July 1991 – Revised March 26, 1997