CY7C1522KV18 Datasheet, PDF (1/31 Pages) Cypress Semiconductor – 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture

CY7C1522KV18, CY7C1529KV18
CY7C1523KV18, CY7C1524KV18
72-Mbit DDR II SIO SRAM 2-Word
Burst Architecture
72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
Features
Functional Description
■ 72 Mbit Density (8 M × 8, 8 M × 9, 4 M × 18, 2 M × 36)
■ 333 MHz Clock for High Bandwidth
■ 2-word Burst for reducing Address Bus Frequency
■ Double Data Rate (DDR) Interfaces
(data transferred at 666 MHz) at 333 MHz
■ Two Input Clocks (K and K) for precise DDR Timing
❐ SRAM uses rising edges only
■ Two Input Clocks for Output Data (C and C) to minimize Clock
Skew and Flight Time mismatches
■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed
Systems
■ Synchronous Internally Self timed Writes
■ DDR II operates with 1.5 Cycle Read Latency when DOFF is
asserted HIGH
■ Operates similar to DDR-I Device with 1 Cycle Read Latency
when DOFF is asserted LOW
■ 1.8 V Core Power Supply with HSTL Inputs and Outputs
■ Variable Drive HSTL Output Buffers
■ Expanded HSTL Output Voltage (1.4 V–V_DD)
❐ Supports both 1.5 V and 1.8 V IO supply
■ Available in 165-ball FBGA Package (13 × 15 × 1.4 mm)
■ Offered in both Pb-free and non Pb-free Packages
■ JTAG 1149.1 compatible Test Access Port
■ Phase Locked Loop (PLL) for accurate Data Placement
Configurations
The CY7C1522KV18, CY7C1529KV18, CY7C1523KV18, and
CY7C1524KV18 are 1.8 V Synchronous Pipelined SRAMs,
equipped with DDR II SIO (Double Data Rate Separate I/O)
architecture. The DDR II SIO consists of two separate ports: the
read port and the write port to access the memory array. The
read port has data outputs to support read operations and the
write port has data inputs to support write operations. The DDR
II SIO has separate data inputs and data outputs to completely
eliminate the need to “turnaround” the data bus required with
common I/O devices. Access to each port is accomplished
through a common address bus. Addresses for read and write
are latched on alternate rising edges of the input (K) clock. Write
data is registered on the rising edges of both K and K. Read data
is driven on the rising edges of C and C if provided, or on the
rising edge of K and K if C/C are not provided. Each address
location is associated with two 8-bit words in the case of
CY7C1522KV18, two 9-bit words in the case of
CY7C1529KV18, two 18-bit words in the case of
CY7C1523KV18, and two 36-bit words in the case of
CY7C1524KV18 that burst sequentially into or out of the device.
Asynchronous inputs include an output impedance matching
input (ZQ). Synchronous data outputs are tightly matched to the
two output echo clocks CQ/CQ, eliminating the need to capture
data separately from each individual DDR II SIO SRAM in the
system design. Output data clocks (C/C) enable maximum
system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
CY7C1522KV18 – 8 M × 8
CY7C1529KV18 – 8 M × 9
CY7C1523KV18 – 4 M × 18
CY7C1524KV18 – 2 M × 36
Selection Guide
Description
Maximum Operating Frequency
Maximum Operating Current
×8
×9
× 18
× 36
333 MHz
333
510
510
520
640
300 MHz
300
480
480
490
600
250 MHz
250
420
420
430
530
200 MHz
200
370
370
380
450
167 MHz
167
340
340
340
400
Unit
MHz
mA
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-00438 Rev. *I
• San Jose, CA 95134-1709 • 408-943-2600
Revised March 11, 2011
[+] Feedback