CY7C1366C Datasheet, PDF (1/27 Pages) Cypress Semiconductor – 9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM

PRELIMINARY
CY7C1366C
CY7C1367C
9-Mbit (256K x 36/512K x 18) Pipelined DCD
Sync SRAM
Features
Functional Description^[1]
• Supports bus operation up to 225 MHz
• Available speed grades are 225, 200 and 166 MHz
• Registered inputs and outputs for pipelined operation
•Optimal for performance (Double-Cycle deselect)
—Depth expansion without wait state
•3.3V –5% and +10% core power supply (V_DD)
• 2.5V / 3.3V I/O operation
• Fast clock-to-output times
— 2.8 ns (for 225-MHz device)
— 3.0 ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
• Provide high-performance 3-1-1-1 access rate
• User-selectable burst counter supporting Intel^
Pentium^ interleaved or linear burst sequences
• Separate processor and controller address strobes
• Synchronous self-timed writes
• Asynchronous output enable
• Available in Lead-Free 100 TQFP,119 BGA and 165 fBGA
packages
• IEEE 1149.1 JTAG-Compatible Boundary Scan
• “ZZ” Sleep Mode Option
Selection Guide
The CY7C1366C/CY7C1367C SRAM integrates 262,144 x 36
and 524,288 x 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered Clock Input (CLK). The
synchronous inputs include all addresses, all data inputs,
aaEndnddarbAelseDssV-(p)C,ipEWe^{2lriinateinndEgCnCaEhb3ilp[}e^2]sE),(nBBauWbrlse_X^{t,(CaConEnd1tr)Bo,WldienEpp)tu,hta-sen(xdApGDaSnlosCbioa, nAl} WDCSrhitPipe,
(GW). Asynchronous inputs include the Output Enable (OE)
and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the byte write control inputs. _GW active _LOW
causes all bytes to be written. This device incorporates an
additional pipelined enable register which delays turning off
the output buffers an additional cycle when a deselect is
executed.This feature allows depth expansion without penal-
izing system performance.
The CY7C1366C/CY7C1367C operates from a +3.3V core
power supply while all outputs operate with a +3.3V or a +2.5V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
225 MHz
200 MHz
166 MHz
Maximum Access Time
2.8
3.0
3.5
Maximum Operating Current
250
220
180
Maximum CMOS Standby Current
30
30
30
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.
Notes:
1. For best–practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.
2. CE₃ is for TQFP and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.
Unit
ns
mA
mA
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-05542 Rev. *A
Revised October 5, 2004