CY7C1316AV18 Datasheet, PDF (1/20 Pages) Cypress Semiconductor – 18-Mbit DDR-II SRAM 2-Word Burst Architecture

CY7C1316AV18
CY7C1318AV18
CY7C1320AV18
Features
• 18-Mb density (2M x 8, 1M x 18, 512K x 36)
• 250-MHz clock for high bandwidth
• 2-Word burst for reducing address bus frequency
• Double Data Rate (DDR) interfaces (data transferred at
500 MHz) @ 250 MHz
• Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
• Two output clocks (C and C) account for clock skew
and flight time mismatching
• Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
• Synchronous internally self-timed writes
• 1.8V core power supply with HSTL inputs and outputs
• Variable drive HSTL output buffers
• Expanded HSTL output voltage (1.4V–V_DD)
• 13 x 15 x 1.4 mm 1.0-mm pitch fBGA package, 165 ball
(11x15 matrix)
• JTAG 1149.1 compatible test access port
• Delay Lock Loop (DLL) for accurate data placement
Configurations
CY7C1316AV18 – 2M x 8
CY7C1318AV18 – 1M x 18
CY7C1320AV18 – 512K x 36
Logic Block Diagram (CY7C1316AV18)
18-Mbit DDR-II SRAM 2-Word
Burst Architecture
Functional Description
The CY7C1316AV18/CY7C1318AV18/CY7C1320AV18 are
1.8V Synchronous Pipelined SRAM equipped with DDR-II
architecture. The DDR-II consists of an SRAM core with
advanced synchronous peripheral circuitry and a 1-bit burst
counter. Addresses for Read and Write are latched on
alternate rising edges of the input (K) clock. Write data is regis-
tered on the rising edges of both K and K. Read data is driven
on the rising edges of C and C if provided, or on the rising edge
of K and K if C/C are not provided. Each address location is
associated with two 8-bit words in the case of CY7C1316AV18
that burst sequentially into or out of the device. The burst
counter always starts with a “0” internally in the case of
CY7C1316AV18. On CY7C1318AV18 and CY7C1320AV18,
the burst counter takes in the least significant bit of the external
address and bursts two 18-bit words in the case of
CY7C1318AV18 and two 36-bit words in the case of
CY7C1320AV18 sequentially into or out of the device.
Asynchronous inputs include impedance match (ZQ).
Synchronous data outputs (Q, sharing the same physical pins
as the data inputs D) are tightly matched to the two output echo
clocks CQ/CQ, eliminating the need for separately capturing
data from each individual DDR SRAM in the system design.
Output data clocks (C/C) enable maximum system clocking
and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K or K input clocks. All data outputs pass through output
registers controlled by the C or C input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
A_(19:0)
20
LD
Address
Register
K
K
DOFF
CLK
Gen.
V_REF
R/W
BWS_[1:0]
Control
Logic
Write
Reg
Write
Reg
Read Data Reg.
16 ₈
8
Output
Logic
R/W
Control
C
C
Reg.
Reg.
8
Reg.
8
8
CQ
CQ
DQ_[7:0]
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-05499 Rev. *B
Revised January 29, 2005