CY7C1046DV33 Datasheet, PDF (1/8 Pages) Cypress Semiconductor – 4-Mbit (1M x 4) Static RAM

CY7C1046DV33
4-Mbit (1M x 4) Static RAM
Features
• Pin- and function-compatible with CY7C1046CV33
• High speed
— t_AA = 10 ns
• Low active power
— I_CC = 90 mA @ 10 ns
• Low CMOS standby power
— I_SB2 = 10 mA
• 2.0 V data retention
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE features
• Available in lead-free 400-mil-wide 32-pin SOJ package
Logic Block Diagram
Functional Description^[1]
The CY7C1046DV33 is a high-performance CMOS static
RAM organized as 1M words by 4 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE), an
active LOW Output Enable (OE), and tri-state drivers. Writing
to the device is accomplished by taking Chip Enable (CE) and
Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O₀
through I/O₃) is then written into the location specified on the
address pins (A₀ through A₁₉).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The four input/output pins (I/O₀ through I/O₃) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a Write
operation (CE LOW, and WE LOW).
The CY7C1046DV33 is available in a standard 400-mil-wide
32-pin SOJ package with center power and ground (revolu-
tionary) pinout.
Pin Configuration
SOJ
Top View
A₀
A₁
A₂
A₃
A₄
A₅
A₆
A₇
A₈
A₉
A₁₀
CE
WE
INPUT BUFFER
1 Mbit x 4
COLUMN
DECODER
POWER
DOWN
A₀ 1
A_{1 2}
A₂ 3
A₃ 4
A_{4 5}
CE ₆
32 _A19
31 _A18
30 _A17
29 _A16
28 A₁₅
27 _OE
I/O₀
I/O_{0 7}
26 _I/O3
V_CC 8
25 _GND
I/O₁
GND 9
24 _VCC
I/O₂
I/O₁ 10
WE 11
23 _I/O2
22 A₁₄
I/O₃
A₅ 12
A₆ 13
21 A₁₃
20 A₁₂
A₇ 14
19 _A11
A_{8 15}
18 A₁₀
A_{9 16}
17 NC
OE
Selection Guide
-10
Unit
Maximum Access Time
10
ns
Maximum Operating Current
90
mA
Maximum CMOS Standby Current
10
mA
Note:
1. For guidelines on SRAM system design, please refer to the System Design Guidelines Cypress application note, available on the internet at www.cypress.com.
Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Document #: 38-05611 Rev. *B
Revised April 3, 2006
[+] Feedback