CY7C1041BV33 Datasheet, PDF (1/11 Pages) Cypress Semiconductor – 256K x 16 Static RAM

041B V33
CY7C1041BV33
Features
• High speed
— t_AA = 12 ns
• Low active power
— 612 mW (max.)
• Low CMOS standby power (Commercial L version)
— 1.8 mW (max.)
• 2.0V Data Retention (600 µW at 2.0V retention)
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE features
Functional Description
The CY7C1041BV33 is a high-performance CMOS Static
RAM organized as 262,144 words by 16 bits.
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is
Logic Block Diagram
256K x 16 Static RAM
written into the location specified on the address pins (A₀
through A₁₇). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O₈ through I/O₁₅) is written into the location
specified on the address pins (A₀ through A₁₇).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O₈ to I/O₁₅. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
The input/output pins (I/O₀ through I/O₁₅) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE
are disabled (BHE, BLE HIGH), or during a write operation (CE
LOW, and WE LOW).
The CY7C1041BV33 is available in a standard 44-pin
400-mil-wide body width SOJ and 44-pin TSOP II package
with center power and ground (revolutionary) pinout.
Pin Configuration
INPUT BUFFER
A₀
A₁
A₂
A₃
256K x 16
A₄
ARRAY
A₅
1024 x 4096
A₆
A₇
A₈
COLUMN
DECODER
I/O₀ – I/O₇
I/O₈ – I/O₁₅
BHE
WE
CE
OE
BLE
SOJ
TSOP II
Top View
A₀ 1
44
A₁ 2
43
A₂ 3
42
A₃ 4
41
A₄ 5
40
CE 6
39
I/O₀ 7
38
I/O₁ 8
37
I/O₂ 9
36
I/O₃ 10
35
V_CC 11
34
V_SS 12
33
I/O₄ 13
32
I/O₅ 14
31
I/O₆ 15
30
I/O₇ 16
29
WE 17
28
A₅ ¹⁸
27
A₆ 19
26
A₇ 20
25
A₈ 21
24
A₉ 22
23
A₁₇
A₁₆
A₁₅
OE
BHE
BLE
I/O₁₅
I/O₁₄
I/O₁₃
I/O₁₂
V_SS
V_CC
I/O₁₁
I/O₁₀
I/O₉
I/O₈
NC
A₁₄
A₁₃
A₁₂
A₁₁
A₁₀
Selection Guide
-12
-15
-17
-20
-25
Maximum Access Time (ns)
12
15
17
20
25
Maximum Operating Current (mA) Comm’l
190
170
160
150
130
Ind’l
-
190
180
170
150
Maximum CMOS Standby
Com’l/Ind’l
8
8
8
8
8
Current (mA)
Com’l L
0.5
0.5
0.5
0.5
0.5
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-05168 Rev. **
Revised November 15, 2001