CY7C09449PV-AC Datasheet, PDF (1/50 Pages) Cypress Semiconductor – 128 Kb Dual-Port SRAM with PCI Bus Controller (PCI-DP)

09449PV
CY7C09449PV-AC
128 Kb Dual-Port SRAM with PCI Bus
Controller (PCI-DP)
Features
• 128 Kb of dual-ported shared memory
• Master and Target PCI Specification 2.2 compliant in-
terface
• Embedded host bridge capability
• Direct interface to many microprocessors
• I₂O message transport unit; includes four 32-bit, 32-
entry FIFO
• Local bus clock rates up to 50 MHz
• Single 3.3V Power Supply including compatibility with
3V and 5V PCI Bus signaling
• 160-pin thin plastic quad flat package
Introduction
The CY7C09449PV is one of the PCI interface controllers in
the Cypress Semiconductor PCI-DP™ family. The
CY7C09449PV provides a PCI master/target interface with di-
rect connections to many popular microprocessors. It provides
128 Kb of dual-port SRAM that is used as shared memory
between the local microprocessor and the PCI bus. An I₂O
message unit, complete with message queues and interrupt
capability, is also provided. The CY7C09449PV allows the de-
signer to interface an application to the PCI bus in a straight-
forward, inexpensive way.
Functional Overview
A primary resource within the CY7C09449PV is its 128 Kb of
dual-port memory. This memory is interfaced to both the PCI
bus and to a local microprocessor bus. This shared memory
can be accessed as a target from both buses at the same time
for inter-process communication. From either the local or PCI
bus the CY7C09449PV can be directed to become a PCI bus
master to move data into or out of the internal shared memory
as a direct memory access (DMA). The CY7C09449PV can
DMA across the PCI bus any number of 32-bit double words
(DWORD), up to 16K bytes. It uses the full bursting capabilities
of the PCI bus for maximum efficiency and can transfer data
over the full 32-bit PCI address space.
The CY7C09449PV implements optional requirements of the
PCI specification by selecting the optimum PCI command for
each transaction it masters to the PCI bus. This maximizes
overall efficiency of the system platform. PCI bridging func-
tions (PCI-to-PCI and Host-to-PCI bridges) use the commands
to enhance prefetch and cache coherency operations. The
CY7C09449PV requests and gains access to the PCI bus as
any master. It does not, within itself, include a PCI bus arbitra-
tion function. Standard PC PCI buses include this function;
embedded systems may need to implement this function.
The CY7C09449PV provides a direct access mechanism from
the local bus to the PCI bus. With it, the local processor can
direct the CY7C09449PV to run a PCI bus master cycle of any
kind to any address. This means that the CY7C09449PV can
run PCI configuration cycles allowing it to be used as a host
bridge.
The CY7C09449PV is composed of a number of shared re-
sources that allow effective data movement between the local
bus and the PCI bus.
Table of Contents
Features
1
Introduction
1
Functional Overview
1
Pin Configuration
4
Pin Description
5
PCI Bus
9
Local Bus
12
Timing Diagrams
16
I²C Serial Port and Auto-Configuration
27
Operations Registers
29
Performance Characteristics
41
CY7C09449PV Operations
46
Ordering Information
48
Package Diagram
48
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-06061 Rev. *A
Revised December 27, 2002