|
CY7C09079A Datasheet, PDF (1/18 Pages) Cypress Semiconductor – 32K x 8/9 Synchronous Dual-Port Static RAM | |||
|
25/0251
CY7C09079A
CY7C09179A
Features
⢠True dual-ported memory cells which allow simulta-
neous access of the same memory location
⢠Two Flow-Through/Pipelined devices
â 32K x 8/9 organizations (CY7C09079A/179A)
⢠Three Modes
â Flow-Through
â Pipelined
â Burst
⢠Pipelined output mode on both ports allows fast 100-
MHz cycle time
⢠0.35-micron CMOS for optimum speed/power
⢠High-speed clock to data access 6.5[1]/7.5/9/12 ns
(max.)
Logic Block Diagram
R/WL
OEL
32K x 8/9 Synchronous
Dual-Port Static RAM
⢠Low operating power
â Active = 195 mA (typical)
â Standby = 0.05 mA (typical)
⢠Fully synchronous interface for easier operation
⢠Burst counters increment addresses internally
â Shorten cycle times
â Minimize bus noise
â Supported in Flow-Through and Pipelined modes
⢠Dual Chip Enables for easy depth expansion
⢠Automatic power-down
⢠Commercial temperature range
⢠Available in 100-pin TQFP
⢠Pin-compatible and functionally equivalent to
IDT709079
R/WR
OER
CE0L
1
CE1L
0
0/1
1
CE0R
0
CE1R
0/1
FT/PipeL
[2]
I/O0LâI/O7/8L
1
0
0/1
8/9
A0âA14L
CLKL
ADSL
CNTENL
CNTRSTL
15
Counter/
Address
Register
Decode
Notes:
1. See page 7 for Load Conditions.
2. I/O0âI/O7 for x8 devices; I/O0âI/O8 for x9 devices.
I/O
Control
I/O
Control
True Dual-Ported
RAM Array
0
1
0/1
8/9
FT/PipeR
[2]
I/O0RâI/O7/8R
15
Counter/
Address
Register
Decode
A0âA14R
CLKR
ADSR
CNTENR
CNTRSTR
For the most recent information, visit the Cypress web site at www.cypress.com
Cypress Semiconductor Corporation ⢠3901 North First Street ⢠San Jose ⢠CA 95134 ⢠408-943-2600
Document #: 38-06049 Rev. *A
Revised December 27, 2002
|
▷ |