CY7B994V Datasheet, PDF (1/14 Pages) Cypress Semiconductor – High-Speed Multi-Phase PLL Clock Buffer

RoboClock^
CY7B994V
CY7B993V
Features
High-speed Multi-phase PLL Clock Buffer
Functional Description
• 500-ps max. Total Timing Budget™ (TTB™) window
• 12–100-MHz (CY7B993V), or 24–200-MHz (CY7B994V)
input/output operation
• Matched pair output skew < 200 ps
• Zero input-to-output delay
• 18 LVTTL outputs driving 50Ω terminated lines
• 16 outputs at 200 MHz: Commercial temperature
• 6 outputs at 200 MHz: Industrial temperature
• 3.3V LVTTL/LVPECL, fault-tolerant, and hot insertable
reference inputs
• Phase adjustments in 625-/1300-ps steps up to ± 10.4 ns
• Multiply/divide ratios of 1–6, 8, 10, 12
• Individual output bank disable
• Output high-impedance option for testing purposes
• Fully integrated phase-locked loop (PLL) with lock
indicator
• Low cycle-to-cycle jitter (< 100-ps peak-peak)
• Single 3.3V ± 10% supply
• 100-pin TQFP package
• 100-lead BGA package
The CY7B993V and CY7B994V High-speed Multi-phase PLL
Clock Buffers offer user-selectable control over system clock
functions. This multiple-output clock driver provides the
system integrator with functions necessary to optimize the
timing of high-performance computer and communication
systems.
These devices feature a guaranteed maximum TTB window
specifying all occurrences of output clocks with respect to the
input reference clock across variations in output frequency,
supply voltage, operating temperature, input edge rate, and
process.
Eighteen configurable outputs each drive terminated trans-
mission lines with impedances as low as 50Ω while delivering
minimal and specified output skews at LVTTL levels. The outputs
are arranged in five banks. Banks 1 to 4 of four outputs allow
a divide function of 1 to 12, while simultaneously allowing
phase adjustments in 625–1300-ps increments up to 10.4 ns.
One of the output banks also includes an independent clock
invert function. The feedback bank consists of two outputs,
which allows divide-by functionality from 1 to 12 and limited
phase adjustments. Any one of these eighteen outputs can be
connected to the feedback input as well as driving other inputs.
Selectable reference input is a fault tolerance feature which
allows smooth change over to secondary clock source, when
the primary clock source is not in operation. The reference
inputs and feedback inputs are configurable to accommodate
both LVTTL or Differential (LVPECL) inputs. The completely
integrated PLL reduces jitter and simplifies board layout.
Functional
Block Diagram
FBKA+
FBKA–
FBKB+
FBKB–
FBSEL
REFA+
REFA–
REFB+
REFB–
REFSEL
Phase
Freq.
Detector
Filter
FS 3
OUTPUT_MODE ₃
VCO
LOCK
Control Logic
Divide and Phase
Generator
FBF0 3
Feedback Bank FBDS0 ³
FBDS1 3
FBDIS
4F0 3
Bank 4
4F1
4DS0
3
3
4DS1 3
DIS4
Divide and
Phase
Select
Matrix
Divide and
Phase
Select
Matrix
QFA0
QFA1
4QA0
4QA1
4QB0
4QB1
3F0 3
3F1 3
Bank 3 3DS0 3
3DS1 3
DIS3
INV3 3
2F0 3
Bank 2
2F1
2DS0
3
3
2DS1 ³
DIS2
Divide and
Phase
Select
Matrix
Divide and
Phase
Select
Matrix
3QA0
3QA1
3QB0
3QB1
2QA0
2QA1
2QB0
2QB1
1F0 3
1F1 3
Bank 1 1DS0 3
1DS1 3
DIS1
Divide and
Phase
Select
Matrix
1QA0
1QA1
1QB0
1QB1
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-07127 Rev. *E
Revised July 25, 2003