CY7B9930V Datasheet, PDF (1/9 Pages) Cypress Semiconductor – High-Speed Multi-Frequency PLL Clock Buffer

RoboClockII™ Junior
CY7B9930V
CY7B9940V
High-Speed Multi-Frequency PLL Clock Buffer
Features
• 12–100 MHz (CY7B9930V), or 24–200 MHz (CY7B9940V)
input/output operation
• Matched pair output skew < 200 ps
• Zero input-to-output delay
• 10 LVTTL 50% duty-cycle outputs capable of driving
50ω terminated lines
• Commercial temp. range with eight outputs at 200 MHz
• Industrial temp. range with eight outputs at 200 MHz
• 3.3V LVTTL/LV differential (LVPECL), fault-tolerant and
hot insertable reference inputs
• Multiply ratios of (1–6, 8, 10, 12)
• Operation up to 12x input frequency
• Individual output bank disable for aggressive power
management and EMI reduction
• Output high-impedance option for testing purposes
• Fully integrated PLL with lock indicator
• Low cycle-to-cycle jitter (<100 ps peak-peak)
• Single 3.3V ± 10% supply
• 44-pin TQFP package
Functional Description
The CY7B9930V and CY7B9940V High-Speed Multi-
Frequency PLL Clock Buffers offer user-selectable control
over system clock functions. This multiple-output clock driver
provides the system integrator with functions necessary to
optimize the timing of high-performance computer or commu-
nication systems.
Ten configurable outputs can each drive terminated trans-
mission lines with impedances as low as 50Ω while delivering
minimal and specified output skews at LVTTL levels. The outputs
are arranged in three banks. The FB feedback bank consists
of two outputs, which allows divide-by functionality from 1 to
12. Any one of these ten outputs can be connected to the
feedback input as well as driving other inputs.
Selectable reference input is a fault tolerance feature that
allows smooth change over to secondary clock source, when
the primary clock source is not in operation. The reference
inputs are configurable to accommodate both LVTTL or Differ-
ential (LVPECL) inputs. The completely integrated PLL
reduces jitter and simplifies board layout.
Functional Block Diagram
FBKA
REFA+
REFA–
REFB+
REFB–
REFSEL
Phase
Freq.
Detector
Filter
FS 3
Output_Mode ₃
Feedback Bank FBDS0 ³
FBDS1 3
Divide
Matrix
Bank 2
DIS2
Bank 1
DIS1
Pin Configuration
VCO
Control Logic
Divide
Generator
LOCK
44-Pin TQFP
QFA0
QFA1
2QA0
2QA1
2QB0
2QB1
1QA0
1QA1
1QB0
1QB1
GND
2QB1
VCCN
2QB0
GND
GND
2QA1
VCCN
2QA0
GND
GND
44 43 42 41 40 39 38 37 36 35 34
1
2
3
4
5
6
7
8
9
10
11
12
CY7B9930V/40V
13 14 15 _{16 17 18 19 20}
33
32
31
30
29
28
27
26
25
24
23
21 22
VCCQ
REFA+
REFA –
REFSEL
REFB–
REFB+
FS
GND
VCCQ
DIS2
DIS1
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-07271 Rev. *B
Revised July 25, 2002
[+] Feedback