CY62256 Datasheet, PDF (1/12 Pages) Cypress Semiconductor – 256K (32K x 8) Static RAM

CY62256
256K (32K x 8) Static RAM
Features
• Temperature Ranges
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive: –40°C to 125°C
• High speed: 55 ns and 70 ns
• Voltage range: 4.5V–5.5V operation
• Low active power (70 ns, LL version, Com’l and Ind’l)
— 275 mW (max.)
• Low standby power (70 ns, LL version, Com’l and Ind’l)
— 28 µW (max.)
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
• Package available in a standard 450-mil-wide (300-mil
body width) 28-lead narrow SOIC, 28-lead TSOP-1,
28-lead reverse TSOP-1, and 600-mil 28-lead PDIP
packages
Logic Block Diagram
Functional Description^[1]
The CY62256 is a high-performance CMOS static RAM
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and three-state drivers. This device has an
automatic power-down feature, reducing the power
consumption by 99.9% when deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O₀ through I/O₇) is written into the memory location
addressed by the address present on the address pins (A₀
through A₁₄). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
I/O₀
INPUTBUFFER
A₁₀
I/O₁
A₉
A₈
I/O₂
A₇
A₆
A₅
512 x 512
ARRAY
I/O₃
A₄
I/O₄
A₃
A₂
I/O₅
CE
WE
COLUMN
POWER
DOWN
I/O₆
DECODER
OE
I/O₇
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-05248 Rev. *C
Revised June 25, 2004