CY2V995 Datasheet, PDF (1/10 Pages) Cypress Semiconductor – S2.5/3.3V 200-MHz Multi-Output Zero Delay Buffer

Features
• 2.5V or 3.3V operation
• Split output bank power supplies
• Output frequency range: 6 MHz to 200 MHz
• Output-output skew: < 150 ps
• Cycle-cycle jitter: < 100 ps
• Selectable positive or negative edge synchronization
• 8 LVTTL outputs driving 50Ω terminated lines
• LVCMOS/LVTTL over-voltage tolerant reference input
• Selectable phase-locked loop (PLL) frequency range
and lock indicator
• (1-6,8,10,12)x multiply and (1/2,1/4)x divide ratios
• Spread-Spectrum-compatible
• Power-down mode
• Industrial temperature range: –40°C to +85°C
• 44-pin TQFP package
Block Diagram
CY2V995
2.5/3.3V 200-MHz Multi-Output
Zero Delay Buffer
Description
The CY2V995 is a low-voltage, low-power, eight output,
200-MHz clock driver. It features function necessary to
optimize the timing of high-performance computer and
communication systems.
The user can program the frequency of the output banks
through nF[0:1] and DS[0:1] pins. Any one of the outputs can
be connected to feedback input to achieve different reference
frequency multiplication and divide ratios and zero
input-output delay.
The device also features split output bank power supplies
which enable the user to run two banks (1Qn and 2Qn) at a
power supply level different from that of the other two banks
(3Qn and 4Qn). Additionally, the PE pin controls the synchro-
nization of the output signals to either the rising or the falling
edge of the reference clock.
Pin Configuration
PD#
REF
FB
DS1:0
1F1:0
2F1:0
3F1:0
4F1:0
TEST PE FS VDDQ1
/N
3
3
3
3
PLL
LOCK
1Q0
1Q1
2Q0
2Q1
3
3
/K
3
/M
3
3Q0
3Q1
VDDQ3
4Q0
4Q1
VDDQ4 sOE#
4F1
sOE#
PD#
PE
VDDQ4
VDDQ4
4Q1
4Q0
VSS
VSS
VSS
44 43 42 41 40 39 38 37 36 35 34
1
33
2
32
3
31
4
30
5
6
CY2V995
29
28
7
27
8
26
9
25
10
24
11
23
12 13 14 15 16 17 18 19 20 2122
1F0
DS1
DS0
LOCK
VDDQ1
VDDQ1
1Q0
1Q1
VSS
VSS
VSS
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-07435 Rev. *A
Revised January 19, 2004