English
Language : 

CY2PP326 Datasheet, PDF (1/9 Pages) Cypress Semiconductor – 2 x 2 Clock and Data Switch Buffer
FastEdge™ Series
CY2PP326
2 x 2 Clock and Data Switch Buffer
Features
• Six ECL/PECL differential outputs
• Two ECL/PECL differential inputs
• Hot-swappable/-insertable
• 50 ps output-to-output skew
• 250 ps device-to-device skew
• 950 ps propagation delay (typical)
• 1.2 GHz Operation
• 2.8 ps RMS period jitter (max.)
• PECL mode supply range: VEE = –2.5V± 5% to –3.3V±5%
with VEE = 0V
• ECL mode supply range: VCC = 2.5V± 5% to 3.3V±5%
with VEE = 0V
• Industrial temperature range: –40°C to 85°C
• 32-pin 1.4mm TQFP package
• Temperature compensation like 100K ECL
• Pin Compatible with MC100ES6254
Functional Description
The CY2PP326 is a low-skew, low propagation delay 2 x 2
differential clock, data switch, and fanout buffer targeted to
meet the requirements of high-performance clock and data
distribution applications. The device is implemented on SiGe
technology and has a fully differential internal architecture that
is optimized to achieve low-signal skews at operating
frequencies of up to 1.5 GHz.
The device features two differential input paths which are mul-
tiplexed internally to six outputs grouped in two banks. The
muxes are controlled by SEL(0:1) control inputs. The
CY2PP326 may function as 1:6 or 2x 1:3 clock/data buffer and
as a clock/data repeater or multiplexer.
Since the CY2PP326 introduces negligible jitter to the timing
budget, it is the ideal choice for distributing high frequency,
high precision clocks across back-planes and boards in
communication systems and for switching data signals
between different channels. Furthermore, advanced circuit
design schemes, such as internal temperature compensation,
ensure that the CY2PP326 delivers consistent, guaranteed
performance over differing platforms.
Block Diagram
VCC
CLK0
CLK0#
VEE
VCC
CLK1
CLK1#
VEE
SEL0
SEL1
OEA#
OEB#
VEE
Sync
VEE
Bank A
0
1
Bank B
0
1
Pin Configuration
QA0
QA0#
QA1
QA1#
QA2
QA2#
QB0
QB0#
QB1
QB1#
QB2
QB2#
VCC
VEE
SEL1
CLK1
CLK1#
OEB#
VEE
VCC
32 31 30 29 28 27 26 25
1
24
2
23
3
22
4
CY2PP326
21
5
20
6
19
7
18
8
17
9 10 11 12 13 14 15 16
VCC
VEE
OEA#
CLK0
CLK0#
SEL0
VEE
VCC
Cypress Semiconductor Corporation • 3901 North First Street • San Jose, CA 95134 • 408-943-2600
Document #: 38-07506 Rev.*D
Revised July 28, 2004