English
Language : 

CY28344 Datasheet, PDF (1/22 Pages) Cypress Semiconductor – FTG for Intel Pentium 4 CPU and Chipsets
PRELIMINARY
CY28344
FTG for Intel Pentium 4 CPU and Chipsets
Features
• Compatible to Intel® CK-Titan and CK-408 Clock
Synthesizer/Driver Specifications
• System frequency synthesizer for Intel Brookdale (845)
and Brookdale G Pentium® 4 Chipsets
• Programmable clock output frequency with less than
1MHz increment
• Integrated fail-safe Watchdog timer for system
recovery
• Automatically switch to HW-selected or
SW-programmed clock frequency when Watchdog
timer time-out
• Capable of generating system RESET after a Watchdog
timer time-out occurs or a change in output frequency
via SMBus interface
• Support SMBus byte Read/Write and block Read/Write
operations to simplify system BIOS development
• Vendor ID and Revision ID support
• Programmable drive strength support
• Programmable output skew support
• Power management control inputs
• Available in 48-pin SSOP
CPU
3V66
PCI
REF
48M
×3
×4
×9
×1
×2
Block Diagram
X1
X2
FS0:4
XTAL
OSC
PLL Ref Freq
PLL 1
Divider
Network
MULTSEL0
VTTPWRGD/PD#
PLL2
2
SDATA
SCLK
SMBus
Logic
VDD_REF
REF_2X
VDD_CPU
CPU0:2, CPU0:2#,
VDD_3V66
3V66_1:3
VDD_3V66
3V66_0/VCH_CLK
VDD_PCI
PCI_F0:1
PCI0:6
VDD_48MHz
48MHz
24_48MHz
Pin Configuration[1]
VDD_REF
X1
X2
GND_REF
^FS0/PCI_F0
^FS1/PCI_F1
VDD_PCI
GND_PCI
PCI0
PCI1
PCI2
PCI3
VDD_PCI
GND_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
3V66_1
3V66_2
3V66_3
RST#
VDD_CORE
1
48
2
47
3
46
4
45
5
44
6
43
7
42
8
41
9
40
10
39
11
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
SSOP-48
REF_2X/FS2^
CPU0
CPU0#
VDD_CPU
CPU1
CPU1#
GND_CPU
VDD_CPU
CPU2
CPU2#
MULTSEL0
IREF
GND_CPU
48MHz/FS3^
24_48MHz
VDD_48MHz
GND_48MHz
3V66_0/VCH_CLK/FS4^
VDD_3V66
GND_3V66
SCLK
SDATA
VTTPWRGD/PD#*
GND_CORE
RST#
Note:
1. Signals marked with “*” and “^,” respectively, have internal pull-up and
pull-down resistors.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
Document #: 38-07113, Rev. *A
Revised December 26, 2002