|
CY22801 Datasheet, PDF (1/7 Pages) Cypress Semiconductor – Universal Programmable Clock Generator (UPCG) | |||
|
CY22801
Universal Programmable Clock Generator
(UPCG)
Features
â Integrated Phase-Locked Loop (PLL)
â Field Programmable
â Input Frequency Range:
â Crystal: 8 to 30 MHz
â CLKIN: 1 to 133 MHz
â LVCMOS Output Frequency:
â 1 to 200 MHz (Commercial Grade)
â 1 to 166.6 MHz (Industrial Grade)
â Low Jitter, High Accuracy Outputs
â 3.3V Operation
â Commercial and Industrial Temperature Ranges
â 8-Pin SOIC Package
Logic Block Diagram
XIN/CLKIN
XOUT
XTAL
OSC
Benefits
â Inventory of only one device, CY22801, used in various
applications
â In-house programming of sample and prototype quantities is
made available using the CY36800 InstaClock kit
â Input and output frequencies are customized to suit your needs
â High-performance PLL is tailored for multiple applications
â Critical timing requirements met in complex system designs
â Application compatibility enabled
PLL
OUTPUT
DIVIDERS
CLKA
CLKB
CLKC
Pin Configuration
Figure 1. CY22801 8-Pin SOIC
XIN/CLKIN 1
VDD 2
NC 3
VSS 4
8 XOUT
7 CLKC
6 CLKA
5 CLKB
Table 1. Pin Definition
Name
XIN
VDD
NC
VSS
CLKB
CLKA
CLKC
XOUT
Pin Number
1
2
3
4
5
6
7
8
Description
Reference Input: Crystal or External Clock
3.3V Voltage Supply
No Connect; leave this pin floating
Ground
Clock Output B
Clock Output A
Clock Output C
Reference Output: Connect to external crystal. When the reference is an external clock signal
(applied to pin 1), this pin is not used and must be left floating.
Cypress Semiconductor Corporation ⢠198 Champion Court
Document #: 001-15571 Rev. *B
⢠San Jose, CA 95134-1709 ⢠408-943-2600
Revised June 26, 2009
[+] Feedback
|
▷ |