CS5340_08 Datasheet, PDF (16/22 Pages) Cirrus Logic – 101 dB, 192 kHz, Multi-Bit Audio A/D Converter

4.2.1
Confidential Draft
3/11/08
CS5340
Operation as a Clock Master
As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally de-
rived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as
shown in Figure 18.
MCLK
÷ 256
Single
Speed
00
÷1
0
÷2
1
÷ 128
Double
Speed
01
÷ 64
Quad
10
Speed
M1 M0
Auto-Select
÷4
Single
Speed
00
÷2
Double
Speed
01
÷1
Quad
Speed
10
Figure 18. CS5340 Master Mode Clocking
LRCK Output
(Equal to Fs)
SCLK Output
4.2.2
Operation as a Clock Slave with Auto-Detect
LRCK and SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be
synchronously derived from the master clock and must be equal to Fs. It is also recommended that the
serial clock be synchronously derived from the master clock and be equal to 64x Fs to maximize system
performance.
A unique feature of the CS5340 is the automatic selection of either Single-, Double- or Quad-Speed mode
when operating as a clock slave. The auto-mode select feature negates the need to configure the Mode
pins to correspond to the desired mode. The auto-mode selection feature supports all standard audio
sample rates from 2 to 200 kHz. However, there are ranges of non-standard audio sample rates that are
not supported when operating with a fast MCLK (512x, 256x, 128x for Single-, Double-, and Quad-Speed
Modes, respectively). Please refer to Table for supported sample rate ranges.
16
DS601F2