CS5466_05 Datasheet, PDF (13/16 Pages) Cirrus Logic – Low-cost Power/Energy IC with Pulse Output

CS5466
5.3.5 E1 and E2 Frequency Calculation
The pulse output frequency of E1 and E2 is directly pro-
portional to the active power calculated from the input
signals. To calculate the output frequency on E1 and
E2, use the following transfer function:
F R E QE1,E2
=
-^V----^I--^N------^×-----¹---⁰-----^×-----^I--^I--^N------^×-----^I--^G-----^A----^I--^N------^×-----^P-----^F-----^×----^F-----^R----^E-----^Q-----^m-----^a----^x--
VREFIN2
FREQ_E1,E2 = Actual frequency of E1 and E2 pulses [Hz]
VIN = rms voltage across VIN+ and VIN- [V]
IIN = rms voltage across IIN+ and IIN- [V]
IGAIN = Current channel gain selection (10, 50, 100, 150)
PF = Power Factor
FREQ_max = Absolute Max Frequency for E1 and E2 [Hz]
VREFIN = Voltage at VREFIN pin [V]
Example:
For a given application, assume a 50 Hz line frequency
and a purely resistive load (unity power factor), the fol-
lowing configuration is used:
– FREQ[2:0] = 3 ∴ FREQ_max = 2 Hz
– IGAIN[1:0] = 2 ∴ IGAIN = 100
– VREFIN = VREFOUT = 2.5 V
In this configuration, the maximum sine wave that can
be applied is 250 mVp on the voltage channel and
25 mVp on the current channel. Using the above equa-
tion, the output frequency of energy pulse E1 or E2 is
calculated:
0_----._--2_---5_----V_----p-----×_----1_----0_-----×_----0_----._-0_----2_---5_----V_----p-----×_-----1_---0_---0_-----×_-----1_-----×_-----2_---H_-----z_-
2 × 2 × 2.5V2
=
1Hz
With maximum pure sinusoidal input signals, the fre-
quency of E1 or E2 is half the absolute maximum fre-
quency set with FREQ[2:0].
To calculate the frequency of FOUT for the example
above, assume FREQ2 = 0.
FOUT = 2048 × (E1 + E2) = 2048 × 2Hz = 4096Hz
5.4 Energy Direction Indicator
The NEG pin indicates the sign of the calculated active
power. If negative active power is detected, the NEG
output pin will become active-high and will remain ac-
tive-high until positive active power is detected. The
NEG pin is valid at least 250ns prior to any assertion of
E1 or E2, and FOUT, to indicate the sign of a given en-
ergy output. The NEG pin is updated at a rate of 10 Hz
at MCLK = 4.096 MHz.
5.5 Power-on Reset
Upon powering up, the digital circuitry is held in reset
until the analog voltage reaches 4.0 V. At that time, an
eight-XIN-clock-period delay is enabled to allow the os-
cillator to stabilize. The CS5466 will then initialize. The
device reads the control pins IGAIN[1:0], FREQ[2:0]
and HPF, and begins performing energy measure-
ments.
5.6 Oscillator Characteristics
XIN and XOUT are the input and output of an inverting
amplifier which can be configured as an on-chip oscilla-
tor, as shown in Figure 3. The oscillator circuit is de-
signed to work with a quartz crystal. To reduce circuit
XOUT
XIN
DGND
C1
Oscillator
Circuit
C2
C1 = C2 = 22 pF
Figure 3. Oscillator Connection
cost, two load capacitors C1 and C2 are integrated in
the device, one between XIN and DGND and the other
between XOUT and DGND. Lead lengths to/from the
crystal should be minimized to reduce stray capaci-
tance. To drive the device from an external clock
source, XOUT should be left unconnected while XIN is
driven by the external circuitry. There is an amplifier be-
tween XIN and the digital section which provides
CMOS-level signals. This amplifier works with sinusoi-
dal inputs so there are no problems with slow edge
times.
DS659F1
13