PA07 Datasheet, PDF (1/5 Pages) Cirrus Logic – FET INPUT POWER OPERATIONAL AMPLIFIERS

P_{P r}A_{o d}0_u7_c ,_{t I}P_InnA_nnoo0_vv7_aaA_{t i o n FFrroomm}
PA07PA•0P7 A• P0A70A7A
FET Input Power Operational Amplifier
FEATURES
• Low bias current — FET Input
• Protected output STAGE — Thermal Shutoff
• Excellent linearity — Class A/B Output
• Wide supply range — ±12V to ±50V
• High output current — ±5A peak
APPLICATIONS
• Motor, valve and actuator control
• Magnetic deflection circuits up to 4A
• Power transducers up to 100kHz
• Temperature control up to 180W
• Programmable power supplies up to 90V
• Audio amplifiers up to 60W RMS
DESCRIPTION
The PA07 is a high voltage, high output current operational
amplifier designed to drive resistive, inductive and capacitive
loads. For optimum linearity, especially at low levels, the out-
put stage is biased for class A/B operation using a thermistor
compensated base-emitter voltage multiplier circuit.A thermal
shutoff circuit protects against overheating and minimizes
heatsink requirements for abnormal operating conditions.The
safe operating area (SOA) can be observed for all operating
conditions by selection of user programmable current limiting
resistors. Both amplifiers are internally compensated for all
gain settings. For continuous operation under load, a heatsink
of proper rating is recommended.
This hybrid circuit utilizes thick film (cermet) resistors, ceramic
capacitors and semiconductor chips to maximize reliability,
minimize size and give top performance.Ultrasonically bonded
aluminum wires provide reliable interconnections at all operating
temperatures. The 8-pin TO-3 package is hermetically sealed
and electrically isolated. The use of compressible washers
and/or improper mounting torque will void the product warranty.
Please see “General Operating Considerations”.
EQUIVALENT SCHEMATIC
3
7
Q1
Q2
Q5
Q8
Q9
D1
Q3
Q4
C2
5
4 ^Q12A
C3
Q10
Q12B
Q11
C4
D3
Q15
Q16
Q18
D2
6
C1
Q6A
Q6B
2
Q7
1
Q19
8
Q17B
Q17A
TYPICAL APPLICATION
C_L
R_{F1 +32V}
R_L
R _F2
C_F
R _CL+
.68Ω
PA07
R _CL–
+V
.68Ω
–32V
–V
8-pin TO-3
PACKAGE STYLE CE
V = 28
EMF = 14V
R _W = 14Ω
MOTOR
LIGHT
PD1
PD2
Negates optoelectronic instabilities
Lead network minimizes overshoot
SEQUENTIAL POSITION CONTROL
Position is sensed by the differentially connected photo
diodes, a method that negates the time and temperature
variations of the optical components. Off center positions
produce an error current which is integrated by the op amp
circuit, driving the system back to center position. A momen-
tary switch contact forces the system out of lock and then the
integrating capacitor holds drive level while both diodes are
in a dark state. When the next index point arrives, the lead
network of C1 and R1 optimize system response by reducing
overshoot. The very low bias current of the PA07 augments
performance of the integrator circuit.
EXTERNAL CONNECTIONS
+V_S
3
CL+
2
OUT
R _CL+
1
R_T
+IN ₄
OUTPUT
TOP VIEW
R_S
–IN 5
R _CL–
8
6
–V_S
CL–
7
BAL _{RS= ( VS+ + –VS ) RT/1.6}
NOTE: Input offset voltage trim optional. R_T = 10KΩ MAX
PA07_hU_{ttp://www.cirrus.com}
Copyright © Cirrus Logic, Inc. 2009
(All Rights Reserved)
MAY 2009₁
APEX − PA07UREVP