CS5376A_05 Datasheet, PDF (1/108 Pages) Cirrus Logic – Low-power, Multi-channel Decimation Filter

CS5376A
Low-power, Multi-channel Decimation Filter
Features
Description
z 1- to 4-channel Digital Decimation Filter
ΠMultiple On-chip FIR and IIR Coefficient Sets
ΠProgrammable Coefficients for Custom Filters
ΠSynchronous Operation
z Selectable Output Word Rate
Π4000, 2000, 1000, 500, 333, 250 SPS
Π200, 125, 100, 50, 40, 25, 20, 10, 5, 1 SPS
z Digital Gain and Offset Corrections
z Test DAC Bit Stream Generator
ΠSine Wave or Impulse Output Mode
z Time Break Controller, General Purpose I/O
z Secondary SPI™ Port, Boundary Scan JTAG
z Microcontroller or EEPROM Configuration
z Small-footprint, 64-pin TQFP Package
z Low Power Consumption
Π9 mW per Channel at 500 SPS
z Flexible Power Supplies
ΠI/O Interface: 3.3 V or 5.0 V
ΠDigital Logic Core: 3.0 V, 3.3 V or 5.0 V
I
The CS5376A is a multi-function digital filter utilizing a
low-power signal processing architecture to achieve ef-
ficient filtering for up to four ∆Σ modulators. By
combining the CS5376A with CS3301/02 differential
amplifiers, CS5371/72 ∆Σ modulators, and the
CS4373A ∆Σ test DAC a synchronous, high-resolution,
self-testing, multi-channel measurement system can be
designed quickly and easily.
Digital filter coefficients for the CS5376A FIR and IIR fil-
ters are included on-chip for a simple setup, or they can
be programmed for custom applications. Selectable dig-
ital filter decimation ratios produce output word rates
from 4000 SPS to 1 SPS, resulting in measurement
bandwidths ranging from 1600 Hz down to 400 mHz
when using the on-chip coefficient sets.
The CS5376A includes integrated peripherals to simplify
system design: offset and gain corrections, a test DAC
bit stream generator, a time-break controller, 12 gener-
al-purpose I/O pins, a secondary SPI port, and a
boundary scan JTAG port.
ORDERING INFORMATION
See page 107.
Serial Data Output Port
Decim ation and
Filtering Engine
JTAG
Interface
M odulator Data
Interface
Clock and
S yn c h ro n iz a tio n
SPI 1
Serial Peripheral Interface 1
Tim e Break Controller
Test Bit Stream Controller
G PIO
General Purpose I/O
SPI 2
Serial Peripheral Interface 2
CLK
SYNC
M CLK
M SYNC
SSI
SCK1
M ISO
MOSI
S IN T
TIM EB
TBSCLK
TBSDATA
G PIO 11:EECS
G PIO 10
G PIO 9
G PIO 8
G PIO 7
G PIO 6
G PIO 5
G PIO 4:CS4
G PIO 3:CS3
G PIO 2:CS2
G PIO 1:CS1
G PIO 0:CS0
SCK2
SO
SI1
SI2
SI3
SI4
http://www.cirrus.com
Copyright © Cirrus Logic, Inc. 2005
(All Rights Reserved)
SEP ‘05
DS612F3