English
Language : 

SVTA4691 Datasheet, PDF (2/6 Pages) celduc-relais – DIGITAL THREE PHASE ANGLE CONTROLLER
celduc ®
relais
S/GRA/SVTA4691/A/14/04/2003
Page 2/6 GB
SETTINGS
Label
“Ramp
Time (s)”
“Initial
Value”
“Soft
Stop”
“Comp”
“Load”
“Ntrl”
“Curve”
Description
Function
Setting
possibilities
White squares =
buttons
Example :
= all switches
down (OFF)
(factory setting)
Ramp up time
(Softstart and
smooth
transients)
Initial load
voltage
(footstep)
Ts= 0 to 64s Vi=0 to 100 %
Ramp down
time
0 x ts =
0,5 x ts =
ts =
2 x ts =
Allows to adapt
the control
signal range
whatever the
power factor of
the load
On (Up)
Ask the unit to
make a
softstart up to
the max. before
analog control.
On (Up)
Tells the unit
the load star
point is
connected to the
mains neutral
On (Up)
Tells the unit
what kind of in-
out response to
use (angle or
RMS voltage
linearity)
On (Up)
Inductive
load
Motor
Star wiring
with neutral
(4 wires)
RMS voltage
control
Off (Down) Off (Down) Off (Down) Off (Down)
Resistive load
Other loads
than motors
Delta or star
without
neutral
Phase angle
control
INPUT CHARACTERISTICS
CHARACTERISTIC
Labels
Function
Control type
Terminals
Control voltage range
Release and control threshold
voltage
Full power threshold control
voltage
Max. input voltage
Max. reverse voltage
Input impedance
Best potentiometer choice
Potentiometer range
Labels
Terminals
Function
Nominal operating voltage
Operating voltage range
Max. peak voltage
Overvoltage protection
Minimum load current
Maximum load current
Maximum overload current
On and off state switch
resistance
On and off time delay
LABEL
VALUE
“0-5V”
Analog control input
Uc
Ucsmin
Ucsmax
Ucmax
-Ucmax
Re
Usan
Usa
Usap
Ipw/Ipb
Ipw/Ipb
Ipw/Ipb
DC control voltage
4, 5 & 6
0-5VDC
0.15VDC
4.85VDC
30VDC
30VDC
1MΩ
10kΩ linear
1kΩ- >100kΩ
“Diag. “
“Pwr“
1&2
2&3
Indicates a problem detected
in the circuit configuration
Indicates the load is
supplied
24VAC/DC
0->28VAC/DC
60V
Built-in 25V size7 varistors
0A
1A AC/DC
2.4A AC/DC
Ron / Roff
500mΩ / 100MΩ
Ton / Toff
0.5ms / 2ms
INFO.
See fig. 5
See fig. 6
@100ms 10%
of the cycle
See fig. 6