English
Language : 

CM2006 Datasheet, PDF (1/6 Pages) California Micro Devices Corp – VGA Port Companion Circuit For Monitors
PRELIMINARY
CM2006
VGA Port Companion Circuit For Monitors
Features
• Includes ESD protection, level-shifting, buffering
and sync impedance matching
• VESA VSIS Version 1 Revision 2 Compatible Inter-
face
• Supports Optional NAVI Signalling requirements
• 7 channels of ESD protection for all VGA port con-
nector pins meeting IEC-61000-4-2 Level 4 ESD
requirements (±8kV contact discharge)
• Very low loading capacitance from ESD protection
diodes on VIDEO lines, 3pF maximum
• Schmitt triggered input buffers for HSYNC and
VSYNC lines
• Bi-directional level shifting N-channel FETs pro-
vided for DDC_CLK & DDC_DATA channels
• Backdrive protection on all lines
• Compact 16-lead QSOP package
Applications
• VGA and DVI-I ports in:
- Monitors
- Set Top Boxes
Product Description
The CM2006 connects between the VGA or DVI-I port
connector and the internal analog or digital flat panel
controller logic. The CM2006 incorporates ESD protec-
tion for all signals, level shifting for the DDC signals
and buffering for the SYNC signals. ESD protection for
the video, DDC and SYNC lines is implemented with
low-capacitance current steering diodes.
All connector interface pins are designed to safely han-
dle the high current spikes specified by IEC-61000-4-2
Level 4 (±8kV contact discharge). The ESD protection
for the DDC, SYNC and VIDEO signal pins is designed
to prevent "back current" when the device is powered
down while connected to a video source that is pow-
ered up.
Separate positive supply rails are provided for the
VIDEO / SYNC signals and DDC signals to facilitate
interfacing with low voltage video controller ICs and
microcontrollers to provide design flexibility in multi-
supply-voltage environments.
Two Schmitt-Triggered non-inverting buffers redrive
and condition the HSYNC and VSYNC signals from the
video Connector (SYNC1, SYNC2). These buffers
accept VESA VSIS compliant TTL input signals and
convert them to CMOS output levels that swing
between Ground and VCC.
(cont’d next page)
Simplified Electrical Schematic
VCC_DDC
BYP
8
7
VIDEO_1
VIDEO_2
3
4
VIDEO_3 5
GND 6
DDC_IN1 9
DDC_IN2 12
ENABLE 2
SYNC_IN1 13
SYNC_IN2 15
GND
VCC
1 10
11
DDC_OUT1
DDC_OUT2
RT
RT
16 SYNC_OUT2
14 SYNC_OUT1
© 2006 California Micro Devices Corp. All rights reserved.
02/21/06
490 N. McCarthy Blvd., Milpitas, CA 95035-5112 ● Tel: 408.263.3214 ● Fax: 408.263.7846 ● www.cmd.com
1