ADS7819 Datasheet, PDF (8/11 Pages) Burr-Brown (TI) – 12-Bit 800kHz Sampling CMOS ANALOG-to-DIGITAL CONVERTER

CS and R/C are internally OR’d and level triggered. There
is not a requirement which input goes LOW first when
initiating a conversion. If it is critical that CS or R/C initiate
the conversion, be sure the less critical input is LOW at least
10ns prior to the initiating input.
To reduce the number of control pins, CS can be tied LOW
using R/C to control the read and convert modes. Note that
the parallel output will be active whenever R/C is HIGH and
no conversion is in progress. See the Reading Data section
and refer to Table I for control line functions for ‘read’ and
‘convert’ modes.
READING DATA
The ADS7819 outputs full parallel data in Binary Two’s
Complement data format. The parallel output will be active
when R/C (pin 23) is HIGH, CS (pin 24) is LOW, and no
conversion is in progress. Any other combination will tri-state
the parallel output. Valid conversion data can be read in a full
parallel, 12-bit word on D11-D0 (pins 6-13 and 15-18). Refer
to Table II for ideal output codes.
After the conversion is completed and the output registers
have been updated, BUSY (pin 25) will go HIGH. Valid data
from the most recent conversion will be available on
D11-D0 (pins 6-13 and 15-18). BUSY going HIGH can be
used to latch the data. Refer to Table III and Figures 2 and 3.
Note: For best performance, the external data bus connected
to D11-D0 should not be active during a conversion. The
switching noise of the external asynchronous data signals
can cause digital feed through degrading the converter’s
performance.
The number of control lines can be reduced by tieing CS
LOW while using R/C to initiate conversions and activate
the output mode of the converter. See Figure 2.
INPUT RANGES
The ADS7819 has a ±2.5V input range. Figures 4a and 4b
show the necessary circuit connections for the ADS7819
with and without external hardware trim. Offset and full
scale error⁽¹⁾ specifications are tested and guaranteed with
the 50Ω resistor shown in Figure 4b. This external resistor
makes it possible to trim the offset ±12mV using a trim pot
or trim DAC. This resistor may be left out if the offset and
gain errors will be corrected in software or if they are
negligible in regards to the particular application. See the
Calibration section of the data sheet for details.
The nominal input impedance of 3.125kΩ results from the
combination of the internal resistor network shown on the
front page of the product data sheet and the external 50Ω
resistor. The input resistor divider network provides inherent
over-voltage protection guaranteed to at least ±25V. The
50Ω, 1% resistor does not compromise the accuracy or drift
of the converter. It has little influence relative to the internal
resistors, and tighter tolerances are not required.
Note: The values shown for the internal resistors are for
reference only. The exact values can vary by ±30%. This is
true of all resistors internal to the ADS7819. Each resistive
divider is trimmed so that the proper division is achieved.
NOTE: (1) Full scale error includes offset and gain errors and is measured at
both +FS and –FS.
SYMBOL
DESCRIPTION
MIN TYP MAX UNITS
t₁
Convert Pulse Width
40
ns
t₂
Data Valid Delay
After Start of Conversion
965 1100 ns
t₃
BUSY Delay
From Start of Conversion
70 125 ns
t₄
BUSY LOW
t₅
BUSY Delay After
End of Conversion
960 1085 ns
90
ns
t₆
t₇
t₈
t₇ & t₈
t₉
t₁₀
t₁₁
Aperture Delay
Conversion Time
Acquisition Time
Throughput Time
Bus Relinquish Time
BUSY Delay
After Data Valid
R/C to CS
Setup Time
20
ns
940 1030 ns
180 220 ns
1120 1250 ns
10
50
83
ns
20
65 100 ns
10
ns
t₁₂
Time Between
1250
ns
Conversions
t₁₃
Bus Access Time
10
30
62
ns
TABLE III. Timing Specifications (T_MIN to T_MAX).
®
ADS7819
8