ADS8371 Datasheet, PDF (6/32 Pages) Burr-Brown (TI) – 16BIT 750KHZ UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG TO DIGITAL CONVERTER WITH PARALLEL INTERFACE

ADS8371
SLAS390A − JUNE 2003 − REVISED DECEMBER 2003
www.ti.com
TIMING CHARACTERISTICS
All specifications typical at −40°C to 85°C, +VA = +VBD = 5 V (see Notes 1, 2, and 3)
PARAMETER
MIN TYP MAX UNIT
tCONV
Conversion time
tACQ
Acquisition time
0.2
tHOLD
Sampling capacitor hold time
tpd1
CONVST low to conversion started (BUSY high)
tpd2
Propagation delay time, End of conversion to BUSY low
tpd3
Propagation delay time, from start of conversion (internal state) to rising edge of BUSY
tw1
Pulse duration, CONVST low
40
tsu1
Setup time, CS low to CONVST low
20
tw2
Pulse duration, CONVST high
20
CONVST falling edge jitter
1.13 µs
µs
25 ns
45 ns
20 ns
20 ns
400 ns
ns
ns
10 ps
tw3
Pulse duration, BUSY signal low
Min(tACQ)
tw4
Pulse duration, BUSY signal high
th1
Hold time, First data bus data transition (CS low for read cycle, or RD or BYTE input
changes) after CONVST low
40
µs
1.13 µs
400 ns
td1
Delay time, CS low to RD low
0
tsu2
Setup time, RD high to CS high
0
tw5
Pulse duration, RD low time
50
ten
Enable time, RD low (or CS low for read cycle) to data valid
td2
Delay time, data hold from RD high
5
td3
Delay time, BUS18/16 or BYTE rising edge or falling edge to data valid
10
tw6
Pulse duration, RD high
20
tw7
Pulse duration, CS high time
20
th2
Hold time, last CS rising edge or changes of RD or BYTE to CONVST falling edge
125
tpd4
Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling
edge
Max(td5)
ns
ns
ns
20 ns
ns
20 ns
ns
ns
ns
ns
tsu3
Setup time, BYTE transition to RD falling edge
th3
Hold time, BYTE transition to RD falling edge
10
ns
10
ns
tdis
Disable time, RD High (CS high for read cycle) to 3-stated data bus
20 ns
td5
Delay time, BUSY low to MSB data valid
30 ns
tsu5
Setup time, BYTE transition to next BYTE transition
50
Setup time, from the falling edge of CONVST (used to start the valid conversion) to the
tsu(AB)
next falling edge of CONVST (when CS = 0 and CONVST used to abort) or to the next
65
falling edge of CS (when CS is used to abort).
ns
700 ns
tf(CONVST) Falling time, (CONVST falling edge)
10
30 ns
tsu6
Setup time, CS falling edge to CONVST falling edge when RD = 0
125
ns
(1) _{All input signals are specified with tr = tf = 5 ns (10% to 90% of +VBD) and timed from a voltage level of (VIL + VIH)/2 except for CONVST.}
(2) _{See timing diagrams.}
(3) _{All timing are measured with 20 pF equivalent loads on all data bits and BUSY pins.}
6