English
Language : 

OPA2631 Datasheet, PDF (14/17 Pages) Burr-Brown (TI) – Dual, Low Power, Single-Supply OPERATIONAL AMPLIFIER
INVERTING AMPLIFIER OPERATION
Since the OPA2631 is a general purpose, wideband voltage
feedback op amp, all of the familiar op amp application
circuits are available to the designer. Figure 7 shows a
typical inverting configuration where the I/O impedances
and signal gain from Figure 1 are retained in an inverting
circuit configuration. Inverting operation is one of the more
common requirements and offers several performance ben-
efits. The inverting configuration shows improved slew rate
and distortion. It also biases the input at VS/2 for the best
headroom. The output voltage can be independently moved
with bias adjustment resistors connected to the inverting
input.
0.1µF
+5V
2RT
1.50kΩ
2RT
1.50kΩ
+
0.1µF
6.8µF
1/2
OPA2631
RO
50Ω
50Ω Load
50Ω
RG
Source 0.1µF 374Ω
RM
57.6Ω
RF
750Ω
FIGURE 7. Gain of –2 Example Circuit.
In the inverting configuration, three key design consider-
ation must be noted. The first is that the gain resistor (RG)
becomes part of the signal channel input impedance. If input
impedance matching is desired (which is beneficial when-
ever the signal is coupled through a cable, twisted pair, long
PC board trace or other transmission line conductor), RG
may be set equal to the required termination value and RF
adjusted to give the desired gain. This is the simplest
approach and results in optimum bandwidth and noise per-
formance. However, at low inverting gains, the resultant
feedback resistor value can present a significant load to the
amplifier output. For an inverting gain of 2, setting RG to
50Ω for input matching eliminates the need for RM but
requires a 100Ω feedback resistor. This has the interesting
advantage that the noise gain becomes equal to 2 for a 50Ω
source impedance—the same as the non-inverting circuits
considered above. However, the amplifier output will now
see the 100Ω feedback resistor in parallel with the external
load. In general, the feedback resistor should be limited to
the 200Ω to 1.5kΩ range. In this case, it is preferable to
increase both the RF and RG values as shown in Figure 7, and
then achieve the input matching impedance with a third
resistor (RM) to ground. The total input impedance becomes
the parallel combination of RG and RM.
The second major consideration, touched on in the previous
paragraph, is that the signal source impedance becomes
part of the noise gain equation and hence influences the
bandwidth. For the example in Figure 7, the RM value
combines in parallel with the external 50Ω source imped-
ance, yielding an effective driving impedance of 50Ω ||
576Ω = 26.8Ω. This impedance is added in series with RG
for calculating the noise gain. The resultant is 2.87 for
Figure 7, as opposed to only 2 if RM could be eliminated as
discussed above. The bandwidth will therefore be lower for
the gain of –2 circuit of Figure 7 (NG = +2.9) than for the
gain of +2 circuit of Figure 1.
The third important consideration in inverting amplifier
design is setting the bias current cancellation resistors on
the non-inverting input (a parallel combination of RT =
750Ω). If this resistor is set equal to the total DC resistance
looking out of the inverting node, the output DC error, due
to the input bias currents, will be reduced to (input offset
current) • RF. The inverting input's bias current flows
through RF because of the 0.1µF capacitor. Thus, we need
RT = 750Ω = 1.50kΩ||1.50kΩ To reduce the additional
high frequency noise introduced by this RT resistor, and
power supply feedthrough, it is bypassed with a capacitor.
If we had RT < 400Ω, its noise contribution would be
minimal. As a minimum, the OPA2631 requires an RT
value of 50Ω to damp out parasitic-induced peaking—a
direct short to ground on the non-inverting input runs the
risk of a very high frequency instability in the input stage.
OUTPUT CURRENT AND VOLTAGE
The OPA2631 provides outstanding output voltage capabil-
ity. Under no-load conditions at +25°C, the output voltage
typically swings closer than 130mV to either supply rail; the
guaranteed swing limit is within 400mV of either rail (VS =
+5V).
The minimum specified output voltage and current specifi-
cations over temperature are set by worst-case simulations at
the cold temperature extreme. Only at cold start-up will the
output current and voltage decrease to the numbers shown in
the guaranteed tables. As the output transistors deliver power,
their junction temperatures will increase, decreasing their
VBE’s (increasing the available output voltage swing) and
increasing their current gains (increasing the available out-
put current). In steady-state operation, the available output
voltage and current will always be greater than that shown
in the over-temperature specifications since the output stage
junction temperatures will be higher than the minimum
specified operating ambient.
To maintain maximum output stage linearity, no output
short-circuit protection is provided. This will not normally
be a problem since most applications include a series match-
ing resistor at the output that will limit the internal power
dissipation if the output side of this resistor is shorted to
ground.
®
OPA2631
14