English
Language : 

BS62UV4000 Datasheet, PDF (1/11 Pages) Brilliance Semiconductor – Ultra Low Power/Voltage CMOS SRAM 512K X 8 bit
BSI Ultra Low Power/Voltage CMOS SRAM
512K X 8 bit
BS62UV4000
„ FEATURES
„ DESCRIPTION
• Ultra low operation voltage : 1.8V ~ 3.6V
• Ultra low power consumption :
Vcc = 2.0V C-grade: 15mA (Max.) operating current
I -grade: 20mA (Max.) operating current
0.2uA (Typ.) CMOS standby current
Vcc = 3.0V C-grade: 20mA (Max.) operating current
I -grade: 25mA (Max.) operating current
0.25uA (Typ.) CMOS standby current
• High speed access time :
-70
70ns (Max.) at Vcc = 2.0V
-10 100ns (Max.) at Vcc = 2.0V
• Automatic power down when chip is deselected
• Three state outputs and TTL compatible
• Fully static operation
• Data retention supply voltage as low as 1.5V
• Easy expansion with CE and OE options
„ PRODUCT FAMILY
PRODUCT
FAMILY
BS62UV4000TC
BS62UV4000STC
BS62UV4000SC
BS62UV4000EC
BS62UV4000PC
BS62UV4000TI
BS62UV4000STI
BS62UV4000SI
BS62UV4000EI
BS62UV4000PI
OPERATING
Vcc
TEMPERATURE RANGE
+0 O C to +70 O C 1.8V ~ 3.6V
-40 O C to +85O C 1.8V ~ 3.6V
The BS62UV4000 is a high performance, ultra low power CMOS
Static Random Access Memory organized as 524,288 words by 8 bits
and operates from a wide range of 1.8V to 3.6V supply voltage.
Advanced CMOS technology and circuit techniques provide both high
speed and low power features with a typical CMOS standby current of
0.2uA and maximum access time of 70ns in 2.0V operation.
Easy memory expansion is provided by an active LOW chip
enable (CE), and active LOW output enable (OE) and three-state
output drivers.
The BS62UV4000 has an automatic power down feature, reducing the
power consumption significantly when chip is deselected.
The BS62UV4000 is available in the JEDEC standard 32 pin SOP
, TSOP, TSOP II and STSOP
SPEED
( ns )
Vcc = 2.0V
70 / 100
70 / 100
POWER DISSIPATION
STANDBY
( I CCSB1 , Max )
Operating
( I CC , Max )
Vcc = 2.0V Vcc =3.0V Vcc = 2.0V Vcc =3.0V
1uA
1.5uA 15mA 20mA
2uA
3uA
20mA
25mA
PKG
TYPE
TSOP - 32
STSOP -32
SOP - 32
TSOP2-32
PDIP -32
TSOP -32
STSOP - 32
SOP - 32
TSOP2 - 32
PDIP - 32
„ PIN CONFIGURATIONS
„ BLOCK DIAGRAM
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
GND
1
32
2
31
3
30
4
29
5
28
6
27
7
26
8 BS62UV4000SC 25
9 BS62UV4000SI 24
10
11
BS62UV4000EC
BS62UV4000EI
BS62UV4000PC
23
22
12 BS62UV4000PI 21
13
20
14
19
15
18
16
17
VCC
A15
A17
WE
A13
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
A11 1
A9 2
A8 3
A13 4
WE 5
A17 6
A15 7
VCC 8
A18 9
A16 10
A14 11
A12 12
A7 13
A6 14
A5 15
A4 16
BS62UV4000TC
BS62UV4000STC
BS62UV4000TI
BS62UV4000STI
32 OE
31 A10
30 CE
29 DQ7
28 DQ6
27 DQ5
26 DQ4
25 DQ3
24 GND
23 DQ2
22 DQ1
21 DQ0
20 A0
19 A1
18 A2
17 A3
A13
A17
A15
A18
A16
A14
A12
A7
A6
A5
A4
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CE
WE
OE
Vdd
GND
Address
22
Input
Buffer
Row
Decoder
2048
Memory Array
2048 X 2048
8
8
Control
Data
Input
Buffer
Data
Output
Buffer
2048
8
Column I/O
Write Driver
Sense Amp
8
256
Column Decoder
16
Address Input Buffer
A11 A9 A8 A3 A2 A1 A0 A10
Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.
R0201-BS62UV4000
1
Revision 2.4
April 2002