BS62LV2000 Datasheet, PDF (1/10 Pages) Brilliance Semiconductor – Very Low Power/Voltage CMOS SRAM 256K X 8 bit

BSI ^{Very Low Power/Voltage CMOS SRAM}
256K X 8 bit
BS62LV2000
„ FEATURES
„ DESCRIPTION
• Wide Vcc operation voltage : 2.7V ~ 5.5V
• Very low power consumption :
Vcc = 3.0V C-grade : 20mA (Max.) operating current
I- grade : 25mA (Max.) operating current
0.15uA (Typ.) CMOS standby current
Vcc = 5.0V C-grade : 40mA (Max.) operating current
I- grade : 45mA (Max.) operating current
3uA (Typ.) CMOS standby current
• High speed access time :
-70 70ns(Max.) at Vcc = 3.0V
-10 100ns(Max.) at Vcc = 3.0V
• Automatic power down when chip is deselected
• Three state outputs and TTL compatible
• Fully static operation
• Data retention supply voltage as low as 1.5V
• Easy expansion with CE2, CE1, and OE options
• All I/O pins are 3V/5V tolerant
„ PRODUCT FAMILY
The BS62LV2000 is a high performance, very low power CMOS
Static Random Access Memory organized as 262,144 words by 8 bits
and operates from a wide range of 2.7V to 5.5V supply voltage.
Advanced CMOS technology and circuit techniques provide both high
speed and low power features with a typical CMOS standby current of
0.15uA and maximum access time of 70ns in 3V operation.
Easy memory expansion is provided by an active LOW chip
enable (CE1), an active HIGH chip enable (CE2), and active LOW
output enable (OE) and three-state output drivers.
The BS62LV2000 has an automatic power down feature, reducing the
power consumption significantly when chip is deselected.
The BS62LV2000 is available in the JEDEC standard 32 pin
450mil Plastic SOP, 8mmx13.4mm STSOP and 8mmx20mm TSOP.
PRODUCT
FAMILY
OPERATING
Vcc
TEMPERATURE RANGE
SPEED
(ns)
POWER DISSIPATION
STANDBY
Operating
(ICCSB1 , Max)
(ICC , Max)
PKG TYPE
Vcc=3V Vcc=5V Vcc=3V Vcc=5V Vcc=3V
BS62LV2000TC
BS62LV2000STC
BS62LV2000SC
BS62LV2000TI
BS62LV2000STI
BS62LV2000SI
+0^OC to +70^OC
-40^OC to +85^OC
2.7V ~ 5.5V
2.7V ~ 5.5V
70 / 100
70 / 100
10uA
20uA
TSOP - 32
3uA 40mA 20mA STSOP _- 32
SOP - 32
TSOP - 32
5uA 45mA 25mA STSOP _- 32
SOP - 32
„ PIN CONFIGURATIONS
A11 1
A9 2
A8 3
A13 4
WE 5
CE2 6
A15 7
VCC 8
A17 9
A16 10
A14 11
A12 12
A7 13
A6 14
A5 15
A4 16
32
31
30
29
28
27
BS62LV2000TC
26
BS62LV2000STC
25
BS62LV2000TI
24
BS62LV2000STI
23
22
21
20
19
18
17
OE
A10
CE1
DQ7
DQ6
DQ5
DQ4
DQ3
GND
DQ2
DQ1
DQ0
A0
A1
A2
A3
A17
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
GND
1
32
2
31
3
30
4
29
5
28
6
27
7 BS62LV2001SC 26
8 BS62LV2001SI 25
9
24
10
23
11
22
12
21
13
20
14
19
15
18
16
17
VCC
A15
CE2
WE
A13
A8
A9
A11
OE
A10
CE1
DQ7
DQ6
DQ5
DQ4
DQ3
„ BLOCK DIAGRAM
A13
A17
A15
A16
A14
A12
A7
A6
A5
A4
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
CE1
CE2
WE
OE
Vdd
Gnd
Address
20
Input
Buffer
Row
Decoder
1024
Memory Array
1024 x 2048
8
8
Control
Data
Input
Buffer
Data
Output
Buffer
2048
8
Column I/O
Write Driver
Sense Amp
8
256
Column Decoder
16
Address Input Buffer
A11 A9 A8 A3 A2 A1 A0 A10
Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.
R0201-BS62LV2000
1
Revision 2.3
April 2002