English
Language : 

BCM3517_06 Datasheet, PDF (2/2 Pages) Broadcom Corporation. – ATSC/VSB DIGITAL CABLE READY DTV RECEIVER
OVERVIEW
BSC/SPI Host
Interface
Interrupt
Inband Tuner
Inband AGT
Inband AGI
Inband AFT
BSC/SPI
Slave
Interface
Inband AFE
PGA
12-bit A/D
AGC Control
HAB
ATSC 8/16 VSB
Advanced
Receiver
16-1024 QAM
Advanced
Receiver
Acquisition
Processor
Internal Bus
To All Blocks
ATSC FEC
ITU-T J.83
Annex A/B/C FEC
Master
PLL
54-MHz
3rd Overtone
Crystal
Output
Interface
MPEG
Transport
OOB Tuner
OOB AGC
OOB VCO
OOB AFE
PGA
6-bit A/D
AGC Control
VCO
OOB QPSK
Receiver
BSC Master
Interface
DVS-167 FEC
DVS-167 FEC
GPIO/GPO
Interface
EIA/CEA-909
Interface
OOB
Output
Interface
JTAG
Interface
OOB Transport
for CableCard/
POD
Tuner/Peripheral
Control
GPIO
GPO
Antenna
Control
JTAG
Controller
BCM3517 Block Diagram
The BCM3517 is an ATSC/VSB Digital Cable Ready DTV receiver that
contains a digital receiver that is compatible with both North American
digital cable television and digital terrestrial broadcast television
standards. This receiver is capable of receiving all standard-definition
and high-definition digital formats (SDTV/HDTV). An out-of-band
QPSK receiver is also contained to meet the needs of the CableCARD
specification.
The BCM3517’s digital receiver accepts an analog signal centered at the
standard television IF frequencies, and amplifies and digitizes this signal
with an integrated programmable gain amplifier and 12-bit A/D
converter. The output of the A/D is sent to the receiver and demodulator.
The digital receiver consists of a QAM demodulator and a VSB
demodulator. Each demodulator contains adaptive filters that remove
multipath propagation effects, NTSC co-channel interference, and RFI
interference. The output of the VSB demodulator goes to an ATSC A/53
coding forward error corrector (FEC), with integrated trellis and Reed-
Solomon decoder. The output of the QAM demodulator goes to an ITU-
T J.83 Annex A/B/C coding FEC. The output of either QAM or VSB
FEC is delivered in either parallel or serial MPEG-2 transport format.
All gain, clock, and carrier, acquisition, and tracking loops are integrated
on-chip as are the necessary phase-locked loops, referenced to a single
external crystal.
Chip configuration, channel acquisition, and performance monitoring
functions are conducted by the on-chip acquisition processor using
Broadcom-provided software.
Broadcom®, the pulse logo, QAMLink®, Connecting everything®, and the Connecting everything
logo are among the trademarks of Broadcom Corporation and/or its affiliates in the United States, certain
other countries and/or the EU. Any other trademarks or trade names mentioned are the property of their
respective owners.
®
BROADCOM CORPORATION
16215 Alton Parkway, P.O. Box 57013
Irvine, California 92619-7013
© 2006 by BROADCOM CORPORATION. All rights reserved.
3517-PB03-R
10/23/06
Phone: 949-450-8700
Fax: 949-450-8710
E-mail: info@broadcom.com
Web: www.broadcom.com