BL24C256A Datasheet, PDF (11/18 Pages) SHANGHAI BELLING CO., LTD. – Single supply voltage and high speed

BL24C256A 256Kbits (32768×8)
Parameter
Symbol
1.7V≤VCC﹤2.5V 2.5V≤VCC﹤5.5V
Min Typ Max Min Typ Max
Units
Clock Frequency,SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time
Clock Low to Data Out Valid
fSCL
-
- 400 -
- 1000 KHZ
tLOW
1.2 -
- 0.6 -
-
μs
tHIGH
0.6 -
- 0.4 -
-
μs
tI
-
- 50 -
- 50
ns
tAA
0.1 - 0.9 0.05 - 0.9
μs
Time the bus must be free before a new
transmission can start
tBUF
1.2 -
- 0.5 -
-
μs
Start Hold Time
Start Setup Time
Data In Hold Time
Data in Setup Time
Input Rise Time(1)
Input Fall Time(1)
Stop Setup Time
tHD:STA
0.6 -
- 0.25 -
-
μs
tSU:DAT
0.6 -
- 0.25 -
-
μs
tHD:DAT
0
-
-
0
-
-
μs
tSU:DAT
100 -
- 100 -
-
ns
tR
-
- 0.3 -
- 0.3
μs
tF
-
- 300 -
- 300
μs
tSu:STO
0.6 -
- 0.25 -
-
μs
Data Out Hold Time
Write Cycle Time
5.0V,25℃,Byte Mode(1)
tDH
50 -
- 50 -
-
ns
twR
- 3.3 5 - 3.3 5
ms
Endurance 1M -
-
-
-
- Write Cycle
Notes:
Table 7
1. This parameter is characterized and is not 100% tested.
2. AC measurement conditions:
RL (connects to VCC): 1.3 k
Input pulse voltages: 0.3 VCC to 0.7 VCC
Input rise and fall time: 50 ns
Input and output timing reference voltages: 0.5 VCC
The value of RL should be concerned according to the actual loading on the user's system.
BL24C256A 256Kbits (32768×8) Belling Proprietary Information. Unauthorized Photocopy and Duplication Prohibited
© 2016 Belling All Rights Reserved www.belling.com.cn
11-18