English
Language : 

AFBR-7QER01Z Datasheet, PDF (8/15 Pages) AVAGO TECHNOLOGIES LIMITED – 40 Gigabit Ethernet & InfiniBand QDR Parallel Active Optical Cable
QSFP+ Pad Layout
38 GND
37 TX1n
36 TX1p
35 GND
34 TX3n
33 TX3p
32 GND
31 LPMode
30 Vcc1
29 VccTx
28 IntL
27 ModPrsL
26 GND
25 RX4p
24 RX4n
23 GND
22 RX2p
21 RX2n
20 GND
GND
1
TX2n
2
TX2p
3
GND
4
TX4n
5
TX4p
6
GND
7
ModSelL
8
ResetL
9
VccRx
10
SCL
11
SDA
12
GND
13
RX3p
14
RX3n
15
GND
16
RX1p
17
RX1n
18
GND
19
Top Side
Viewed from Top
Figure 6. Pad Layout
Bottom Side
Viewed from Bottom
Pin Logic
1
2 CML-I
3 CML-I
4
5 CML-I
6 CML-I
7
8 LVTTL-I
9 LVTTL-I
10
11 LVCMOS-I/O
12 LVCMOS-I/O
13
14
15 CML-O
16 CML-O
17
18 CML-O
19 CML-O
20
21 CML-O
22 CML-O
23
24 CML-O
25 CML-O
26
27 LVTTL-O
28 LVTTL-O
29
30
31 LVTTL-I
32
33 CML-I
34 CML-I
35
36 CML-I
37 CML-I
38
Symbol
GND
Tx2n
Tx2p
GND
Tx4n
Tx4p
GND
ModSelL
ResetL
Vcc Rx
SCL
SDA
GND
Rx3p
Rx3n
GND
Rx1p
Rx1n
GND
GND
Rx2n
Rx2p
GND
Rx4n
Rx4p
GND
ModPrsL
IntL
Vcc Tx
Vcc1
LPMode
GND
Tx3p
Tx3n
GND
Tx1p
Tx1n
GND
Description
Ground
Transmitter Inverted Data Input
Transmitter Non-Inverted Data Input
Ground
Transmitter Inverted Data Input
Transmitter Non-Inverted Data Input
Ground
Module Select
Module Reset
+3.3V Power supply receiver
2-wire serial interface clock
2-wire serial interface data
Ground
Receiver Non-Inverted Data Input
Receiver Inverted Data Input
Ground
Receiver Non-Inverted Data Input
Receiver Inverted Data Input
Ground
Ground
Receiver Inverted Data Input
Receiver Non-Inverted Data Input
Ground
Receiver Inverted Data Input
Receiver Non-Inverted Data Input
Ground
Module Present
Interrupt
+3.3V Power supply transmitter
+3.3V Power Supply
Low Power Mode
Ground
Transmitter Non-Inverted Data Input
Transmitter Inverted Data Input
Ground
Transmitter Non-Inverted Data Input
Transmitter Inverted Data Input
Ground
Plug Sequence
1
3
3
1
3
3
1
3
3
2
3
3
1
3
3
1
3
3
1
1
3
3
1
3
3
1
3
3
2
2
3
1
3
3
1
3
3
1
Notes
1
1
1
2
1
1
1
1
1
2
2
1
1
1
Notes:
1. GND is the symbol for signal supply (power) common for the QSFP+ AOC. All are common within the
QSFP+ AOC and all device voltages are referenced to this potential unless otherwise noted. Connect these
directly to the host board signal-common ground plane
2. Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently.
8