ACPL-34JT Datasheet, PDF (12/16 Pages) AVAGO TECHNOLOGIES LIMITED – 1.9 A Miller Clamp Sinking Current

Notes:
1. Output IC power dissipation is derated linearly above 100°C from 580mW to 260mW at 125°C.
2. Maximum pulse width = 1 μs, maximum duty cycle = 1%.
3. This supply is optional. Required only when negative gate drive is implemented.
4. Maximum 500ns pulse width if peak V_DESAT > 10V
5. In most applications V_CC1 will be powered up first (before V_CC2) and powered down last (after V_CC2). This is desirable for maintaining control of the
IGBT gate. In applications where V_CC2 is powered up first, it is important to ensure that input remains low until V_CC1 reaches the proper operating
voltage to avoid any momentary instability at the output during V_CC1 ramp-up or ramp-down.
6. 15 V is the recommended minimum operating positive supply voltage (V_CC2 - V_E) to ensure adequate margin in excess of the maximum V_UVLO+
threshold of 13.5 V.
7. For High Level Output Voltage testing, V_OH is measured with a dc load current. When driving capacitive loads, V_OH will approach V_CC as I_OH
approaches zero.
8. Maximum pulse width = 1.0 ms, maximum duty cycle = 20%.
9. Once V_OUT of the ACPL-34JT is allowed to go high (V_CC2 - V_E > V_UVLO), the DESAT detection feature of the ACPL-34JT will be the primary source of
IGBT protection. UVLO is needed to ensure DESAT is functional. Once V_CC2 exceeds VUVLO+ threshold, DESAT will remain functional until V_CC2 is
below V_UVLO- threshold. Thus, the DESAT detection and UVLO features of the ACPL-34JT work in conjunction to ensure constant IGBT protection.
10. This is the “increasing” (i.e. turn-on or “positive going” direction) of V_CC2 - V_E.
11. This is the “decreasing” (i.e. turn-off or “negative going” direction) of V_CC2 - V_E.
12. t_PLH is defined as propagation delay from 50% of LED input I_F to 50% of High level output.
13. t_PHL is defined as propagation delay from 50% of LED input I_F to 50% of Low level output.
14. Pulse Width Distortion (PWD) is defined as |t_PHL – t_PLH| of any given unit.
15. As measured from I_F to V_O.
16. The difference between t_PHL and t_PLH between any two ACPL-34JT parts under the same test conditions.
17. The delay time for ACPL-34JT to respond to a DESAT fault condition without any external DESAT capacitor.
18. The amount of time from when DESAT threshold is exceeded to 90% of V_GATE at mentioned test conditions.
19. The amount of time from when DESAT threshold is exceeded to 10% of V_GATE at mentioned test conditions.
20. The amount of time from when DESAT threshold is exceeded to DESAT Low voltage, 0.7 V.
21. The amount of time from when DESAT threshold is exceeded to FAULT output Low – 50% of VCC1 voltage.
22. The amount of time when DESAT threshold is exceeded, Output is mute to LED input.
23. The amount of time when DESAT Mute time is expired, LED input must be kept Low for Fault status to return to High.
24. The delay time when V_CC2 exceeds UVLO+ threshold to UVLO High – 50% of UVLO positive going edge.
25. The delay time when V_CC2 falls below UVLO- threshold to UVLO Low – 50% of UVLO negative going edge.
26. The delay time when V_CC2 exceeds UVLO+ threshold to 50% of High level output.
27. The delay time when V_CC2 falls below UVLO- threshold to 50% of Low level output.
28. Common mode transient immunity in the high state is the maximum tolerable dV_CM/dt of the common mode pulse, V_CM, to assure that the output
will remain in the high state (i.e., V_O > 15 V or FAULT > 2 V or UVLO > 2V). A 330 pF and a 10 kΩ pull-up resistor is needed in fault and UVLO detection
mode.
29. Common mode transient immunity in the low state is the maximum tolerable dVCM/dt of the common mode pulse, V_CM, to assure that the output
will remain in a low state (i.e., V_O < 1.0 V or FAULT < 0.8 V or UVLO < 0.8 V). A 330 pF and a 10 kΩ pull-up resistor is needed in fault and UVLO
detection mode.
30. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥6000 V_RMS for 1 second.
31. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage
rating. For the continuous voltage rating refer to your equipment level safety specification or IEC/EN/DIN EN 60747-5-5 Insulation Characteristics
Table
32. Device considered a two terminal device: pins 1 - 8 shorted together and pins 9 - 16 shorted together.
12