AS5SS256K18_05 Datasheet, PDF (1/13 Pages) Austin Semiconductor – 256K x 18 SSRAM Synchronous Burst SRAM, Flow-Through

Austin Semiconductor, Inc.
SSRAM
AS5SS256K18
256K x 18 SSRAM
Synchronous Burst SRAM,
PIN ASSIGNMENT
(Top View)
Flow-Through
FEATURES
• Fast access times: 8, 10, and 15ns
• Fast clock speed: 113, 100, and 66 MHz
• Fast clock and OE\ access times
• Single +3.3V +0.3V/-0.165V power supply (V_DD)
• SNOOZE MODE for reduced-power standby
• Common data inputs and data outputs
• Individual BYTE WRTIE control and GLOBAL WRITE
• Three chip enables for simple depth expansion and address
pipelining
• Clock-controlled and registered addresses, data I/Os and
control signals
• Interally self-timed WRITE cycle
• Burst control pin (interleaved or linear burst)
• Automatic power-down
• Low capacitive bus loading
• Operating Temperature Ranges:
- Military -55^oC to +125^oC
- Industrial -40^oC to +85^oC
OPTIONS
MARKING
• Timing
7.5ns/8ns/113 MHz
8.5ns/10ns/100 MHz
10ns/15ns/66 MHz
• Packages
100-pin TQFP
• Operating Temperature Ranges:
- Military -55^oC to +125^oC
- Industrial -45^oC to +85^oC
-8*
-9
-10
DQ No. 1001
IT
XT
*available as IT only.
For more products and information
please visit our web site at
www.austinsemiconductor.com
GENERAL DESCRIPTION
The Austin Semiconductor, Inc. Synchronous Burst SRAM family
employs high-speed, low power CMOS designs that are fabricated us-
ing an advanced CMOS process.
ASI’s 4Mb Synchronous Burst SRAMs integrate a 256K x 18, SRAM
core with advanced synchronous peripheral circuitry and a 2-bit burst
counter. All synchronous inputs pass through registers controlled by a
positive-edge-triggered single clock input (CLK). The synchronous
inputs include all addresses, all data inputs, active LOW chip enable
(CE\), two additional chip enables for easy depth expansion (CE2\,
100-pin TQFP
NC
NC
NC
VQ
DD
V
SS
NC
NC
DQb
DQb
V
SS
VQ
DD
DQb
DQb
V
SS
V
DD
NC
V
SS
DQb
DQb
VQ
DD
V
SS
DQb
DQb
DQPb
NC
V
SS
VQ
DD
NC
NC
NC
1 ^{100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81}
2
80
3
79
4
78
5
77
6
76
7
75
8
74
9
73
10
72
11
71
12
70
13
69
14
68
15
67
16
66
17
65
18
64
19
63
20
62
21
61
22
60
23
59
24
58
25
57
26
56
27
55
28
54
29
53
30
52
51
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
SA
NC
NC
VQ
DD
V
SS
NC
DQPa
DQa
DQa
V
SS
VQ
DD
DQa
DQa
V
SS
NC
V
DD
ZZ
DQa
DQa
VQ
DD
V
SS
DQa
DQa
NC
NC
V
SS
VQ
DD
NC
NC
NC
**pins 42,43 reserved for future address expansion for 8Mb, 16Mb densities.
CE2), burst control inputs (ADSC\, ADSP\, ADV\), byte write enables
(BWx\) and global write (GW\).
Asynchronous inputs include the output enable (OE\), clock (CLK)
and snooze enable (ZZ). There is also a burst mode input (MODE) that
selects between interleaved and linear burst modes. The data-out (Q),
enabled by OE\, is also asynchronous. WRITE cycles can be from one
to two bytes wide, as controlled by the write control inputs.
Burst operation can be initiated with either address status processor
(ADSP\) or address status controller (ADSC\) inputs. Subsequent burst
addresses can be internally generated as controlled by the burst ad-
vance input (ADV\).
Address and write control are registered on-chip to simplify WRITE
cycles. This allows self-timed WRITE cycles. Individual byte enables
allow individual bytes to be written. During WRITE cycles on this x18
device BWa\ controls DQa pins and DQPa; BWb\ controls DQb pins
and DQPb. GW\ LOW causes all bytes to be written. Parity bits are
available on this device.
ASI’s 4Mb Synchronous Burst SRAMs operate from a +3.3V V_DD
power supply, and all inputs and outputs are TTL-compatible. The de-
vice is ideally suited for 486, Pentium®, and PowerPC systems and
those systems that benefit from a wide synchronous data bus.
AS5SS256K18
Rev. 2.1 06/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1