AS58LC1001 Datasheet, PDF (1/21 Pages) Austin Semiconductor – 128K x 8 EEPROM Radiation Tolerant

Austin Semiconductor, Inc.
EEPROM
AS58LC1001
128K x 8 EEPROM
Radiation Tolerant
PIN ASSIGNMENT
(Top View)
AVAILABLE AS MILITARY
SPECIFICATIONS
z Austin Semiconductor Space Level
z Austin Semiconductor Class ‘B’
FEATURES
z High speed: 250ns and 300ns
z Data Retention: 10 Years
z Low power dissipation, active current (20mW/MHz (TYP)),
standby current (100μW(MAX))
z Single +3.3V +.3V power supply
z Data Polling and Ready/Busy Signals
z Erase/Write Endurance (10,000 cycles in a page mode)
z Software Data protection Algorithm
z Data Protection Circuitry during power on/off
z Hardware Data Protection with RES pin
z Automatic Programming:
Automatic Page Write: 15ms (MAX)
128 Byte page size
OPTIONS
MARKINGS
z Timing
250ns access
-25
300ns access
-30
z Packages
Ceramic Flat Pack
F No. 306
Radiation Shielded Ceramic FP* SF No. 305
Ceramic SOJ
DCJ No. 508
Plastic SOP
DG
z Operating Temperature Ranges
-Military (-55^oC to +125^oC)
XT
-Industrial (-40^oC to +85^oC)
IT
*NOTE: Package lid is connected to ground (Vss).
32-Pin CFP (F & SF), 32-Pin CSOJ (DCJ),
32-Pin SOP (DG)
RDY/BUSY\ 1
A16 2
A14 3
A12 4
A7 5
A6 6
A5 7
A4 8
A3 9
A2 10
A1 11
A0 12
I/O 0 1 3
I/O 1 1 4
I/O 2 1 5
Vss 1 6
3 2 Vcc
31 A15
3 0 RES\
29 WE\
28 A13
27 A8
26 A9
25 A11
24 OE\
23 A10
2 2 CE\
2 1 I/O 7
2 0 I/O 6
1 9 I/O 5
1 8 I/O 4
1 7 I/O 3
GENERAL DESCRIPTION
The Austin Semiconductor, Inc. AS58LC1001 is a 1 Megabit CMOS
Electrically Erasable Programmable Read Only Memory (EEPROM)
organized as 131, 072 x 8 bits. The AS58LC1001 is capable or in
system electrical Byte and Page reprogrammability.
The AS58LC1001 achieves high speed access, low power
consumption, and a high level of reliability by employing advanced
MNOS memory technology and CMOS process and circuitry
technology and CMOS process and circuitry technology.
This device has a 128-Byte Page Programming function to make its
erase and write operations faster. The AS58LC1001 features Data
Polling and a Ready/Busy signal to indicate completion of erase and
programming operations.
This EEPROM provides several levels of data protection.
Hardware data protection is provided with the RES pin, in addition to
noise protection on the WE signal and write inhibit during power on
and off. Software data protection is implemented using JEDEC
Optional Standard algorithm.
The AS58LC1001 is designed for high reliability in the most
demanding applications. Data retention is specified for 10 years and
erase/write endurance is guaranteed to a minimum of 10,000 cycles in
the Page Mode.
AS58LC1001
Rev. 1.0 12/08
For more products and information
please visit our web site at
www.austinsemiconductor.com
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1