English
Language : 

AT32UC3C0512C_14 Datasheet, PDF (82/110 Pages) ATMEL Corporation – High Performance, Low Power 32-bit AVR Microcontroller
AT32UC3C
Table 7-54. SMC Read Signals with no Hold Settings(1)
Symbol Parameter
Conditions
NRD Controlled (READ_MODE = 1)
SMC19
SMC20
Data setup before NRD high
Data hold after NRD high
VVDD = 3.0V,
drive strength of the pads set to the lowest,
external capacitor = 40pF
NRD Controlled (READ_MODE = 0)
SMC21
SMC22
Data setup before NCS high
Data hold after NCS high
VVDD = 3.0V,
drive strength of the pads set to the lowest,
external capacitor = 40pF
Min
Units
32.5
ns
0
28.5
ns
0
Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
cess technology. These values are not covered by test limits in production.
Table 7-55. SMC Write Signals with Hold Settings(1)
Symbol Parameter
Conditions
Min
NRD Controlled (READ_MODE = 1)
SMC23
SMC24
SMC25
SMC29
SMC31
SMC32
Data Out valid before NWE high
Data Out valid after NWE high(2)
NWE high to NBS0/A0 change(2)
NWE high to NBS2/A1 change(2)
NWE high to A2 - A25 change(2)
NWE high to NCS inactive(2)
VVDD = 3.0V,
drive strength of the pads set
to the lowest,
external capacitor = 40pF
(nwe pulse length - 1) * tCPSMC - 1.4
nwe pulse length * tCPSMC - 4.7
nwe pulse length * tCPSMC - 2.7
nwe pulse length * tCPSMC - 0.7
nwe pulse length * tCPSMC - 6.8
(nwe hold pulse - ncs wr hold length) *
tCPSMC - 2.5
SMC33
NWE pulse width
nwe pulse length * tCPSMC - 0.2
NRD Controlled (READ_MODE = 0)
SMC34
SMC35
SMC36
Data Out valid before NCS high
Data Out valid after NCS high(2)
NCS high to NWE inactive(2)
VVDD = 3.0V,
drive strength of the pads set
to the lowest,
external capacitor = 40pF
(ncs wr pulse length - 1) * tCPSMC - 2.2
ncs wr hold length * tCPSMC - 5.1
(ncs wr hold length - nwe hold length) *
tCPSMC - 2
Units
ns
ns
Note:
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
cess technology. These values are not covered by test limits in production.
2. hold length = total cycle duration - setup duration - pulse duration. “hold length” is for “ncs wr hold length” or “nwe hold
length”
82
32117DS–AVR-01/12