AT22LV10L_14 Datasheet, PDF (7/12 Pages) ATMEL Corporation – Low-voltage Programmable Logic Device

AT22LV10(L)
Preload of Registered Outputs
The registers in the AT22LV10 and AT22LV10L are pro-
vided with circuitry to allow loading of each register
asynchronously with either a high or a low. This feature will
simplify testing since any state can be forced into the regis-
ters to control test sequencing. A V_IH level on the I/O pin
will force the register high; a V_IL will force it low, indepen-
dent of the polarity bit (C0) setting. The preload state is
entered by placing an 11.5V to 13V signal on pin 8 on
DIPs, and pin 10 on SMPs. When the clock pin is pulsed
high, the data on the I/O pins is placed into the ten
registers.
Level Forced on Registered Output
Pin During Preload Cycle
V_IH
V_IL
Register State After
Cycle
High
Low
Power-up Reset
The registers in the AT22LV10 and AT22LV10L are
designed to reset during power-up. At a point delayed
slightly from V_CC crossing 2.5V, all registers will be reset to
the low state. The output state will depend on the polarity of
the output buffer.
This feature is critical for state machine initialization.
However, due to the asynchronous nature of reset and the
uncertainty of how V_CC actually rises in the system, the
following conditions are required:
1. The V_CC rise must be monotonis;
2. After reset occurs, all input and feedback setup
times must be met before driving the clock pin high,
and
3. The clock must remain stable during t_PR.
Parameter Description Min
t_PR
Power-up
Reset Time
Typ
Max Units
600 1000
ns
Pin Capacitance
(f = 1 MHz, T = 25°C)⁽¹⁾
Typ
Max
Units
Conditions
C_IN
5
8
pF
V_IN = 0V
C_OUT
6
8
pF
V_OUT = 0V
Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
Erasure Characteristics
The entire fuse array of an AT22LV10 or AT22LV10L is
erased after exposure to ultraviolet light at a wavelength of
2537 Å. Complete erasure is assured after a minimum of
20 minutes exposure using 12,000 µW/cm² intensity lamps
spaced one inch away from the chip. Minimum erase time
for lamps at other intensity ratings can be calculated from
the minimum integrated erasure dose of 15 W•sec/cm². To
prevent unintentional erasure, an opaque label is recom-
mended to cover the clear window on any UV erasable
PLD which will be subjected to continuous fluorescent
indoor lighting or sunlight.
7