ATSAM4S-EK Datasheet, PDF (41/49 Pages) ATMEL Corporation – Development Board

5
4
3
2
1
REVISION HISTORY
SCHEMATICS CONVENTIONS JUMPER and SOLDERDROP
REV
DATA
NOTE
(1) Resistance Unit: "K" is "Kohm", "R" is "Ohm?
PAGE REFERENCE
DEFAULT
FUNCTION
D
A
2011.03
ORIGINAL RELEASED
(2) "nm" means the component is not populated
by default
TABLE OF CONTENTS
PAGE
DESCRIPTION
TEST POINT
PAGE REFERENCE
FUNCTION
3
JP1
JP2
OPEN Close to select JTAG boundary scan
D
1-2
Analog reference voltage selection between 3.3V and 3.0V
JP3
OPEN Close to reinitialize the Flash contents and some of its NVM bits
JP4
OPEN Close for manufacturing test or fast programming mode
JP5, JP6, JP7, JP8
CLOSE Access for current measurement on each power rail
4
JP9
JP11
CLOSE
CLOSE
Nand Flash chip select enable
RS485 bus termination enable
JP10, JP12
OPEN RS485 pull resistor selectors
JP31
1-2
RS232 USART and RS485 selection
5
JP13
CLOSE LCD chip select enable
1
Block Diagram
2
Reference guide
3
Microcontroller
4
NAND Flash, RS232, RS485, MCI, JTAG
C
5
LCD, Touch items
6
Audio, AD/DA, Power
7
IO Expansion, USB, ZigBEE, LED, Button
3
TP1, TP2, TP3, TP4 GND
6
JP14, JP15
OPEN Sync close to degrade gain stage on microphone input
TP5
4
TP6
UART TXD
UART RXD
JP17, JP19
JP16, JP21
JP18
OPEN
OPEN
1-2
Close to mux RIN/LIN into MONO-IN path within audio PA
Close for impedance matching on AD/DA BNC port
ADC input selection between BNC port and potentiometer
5
TP7
LCD backlight driver anode
JP20
OPEN Close to fix in mono speaker mode, no matter stereo plug state
C
TP8, TP9
Aux ADC input for TSC
JP29
1-2
AUDIO Amplifier power select between +5V and VCC33
JP30
1-2
DAC output between AUDIO left channel and BNC connector
6
TP12
Optional audio PA input
7
JP22, JP23, JP24
1-2
DC voltage selection between 3.3V and 5V on PIO expansion ports
JP25
CLOSE Button BP2 disable
JP26
CLOSE Button BP3 disable
JP27
CLOSE Power consumption measure for ZigBEE module
PIO MUXING
PIOA USAGE
PIOA
USAGE
PIOB
USAGE
PIOC USAGE
PIOC
USAGE
DEFAULT NO POPULATE PARTS
PA0
PA1
TSLIDR_SL_SNS
TSLIDR_SL_SNSK
PA16 TSC_IRQ/ZB_IRQ0
PB0
PA17 TSC_BUSY/ZB_IRQ1 PB1
MIC INPUT
ANA INPUT
PC0 D0
PC1 D1
PC16
PC17
NAND_ALE
NAND_CLE
PAGE
REFERENCE
FUNCTION
B
PA2 TSLIDR_SM_SNS
PA18 ZB_RSTN
PB2
ZB_NPCS2
PC2 D2
PC18 NAND_RDYBSY
3
J1, R1
External clock resource input
B
PA3 TSLIDR_SM_SNSK PA19 LED_BLUE
PB3
USER_PB1
PC3 D3
PC19 REGSEL_LCD
Y1, R3, R7
Backup 12MHz crystal
PA4 TSLIDR_SR_SNS
PA20 LED_GREEN
PB4
JTAG
PC4 D4
PC20 LED_RED(POWER)
R6, R8
Isolation between 12MHz clock source and GPIO line
PA5 TSLIDR_SR_SNSK PA21 RXD1
PB5
JTAG
PC5 D5
PC21 USB_CNX
R9, R10
Isolation between 32KHz clock source and GPIO line
PA6
PA7
MCI_CD
CLK_32K
PA22
PA23
TXD1
COM1EN
PB6
JTAG
PB7
JTAG
PC6 D6
PC7 D7
PC22
PC23
TVALID_SNS
TVALID_SNSK
4
R22
Optional write protection on NAND flash
PA8
PA9
PA10
CLK_32K
RX_UART0
TX_UART0
PA24
PA25
PA26
RTS1
CTS1
MCI
PB8
PB9
PB10
CLK_12M
CLK_12M
USB_DDM
PC8
PC9
PC10
WR_LCD
NAND_OE
NAND_WE
PC24
PC25
PC26
TUP_SNS
TUP_SNSK
TDWN_SNS
R24, R30
R25
Differential impedance matching for RS485 cable
Disconnect RS485 Receive data from PA21
PA11
PA12
PA13
TSC_CS
MISO
MOSI
PA27 MCI
PA28 MCI
PA29 MCI
PB11
PB12
PB13
USB_DDP
ERASE
AUDIO OUT R
PC11
PC12
PC13
RD_LCD
USER_PB2
EN_LCD
PC27
PC28
PC29
TDWN_SNSK
TLEFT_SNS
TLEFT_SNSK
5
D1
Optional ESD protection for LCD touch panel
R61, R62, RA2, RA3 Optional databus termination for LCD controller
PA14 SPCK
PA30 MCI
PB14 AUDIO OUT L PC14 NAND_NCS0 PC30 TRIGHT_SNS
PA15 ZB_SLPTR
PA31 MCI
PC15 NSC1_LCD PC31 TRIGHT_SNSK
A
A
A INIT EDIT JH 08-Mar-11 XXX XX-XXX-XX
REV MODIF. DES. DATE VER. DATE
SAM4S-EK
Board Configuration
SCALE _1/1
REV.
A
SHEET
2
7
This agreement is our property. Reproduction and publication without our written authorization shall expose offender to legal proceedings.
5
4
3
2
1