AT24C164 Datasheet, PDF (4/11 Pages) ATMEL Corporation – 2-Wire Serial EEPROM

AC Characteristics
Applicable over recommended operating range from T_A = -40°C to +85°C, V_CC = +1.8V to +5.5V, CL = 1 TTL Gate and
100 pF (unless otherwise noted).
2.7-, 2.5-, 1.8-volt
5.0-volt
Symbol
Parameter
Min
Max
Min
Max
Units
f_SCL
t_LOW
t_HIGH
t_I
t_AA
t_BUF
Clock Frequency, SCL
Clock Pulse Width Low
Clock Pulse Width High
Noise Suppression Time⁽¹⁾
Clock Low to Data Out Valid
Time the bus must be free before a new
transmission can start⁽¹⁾
100
400
KHz
4.7
1.2
µs
4.0
0.6
µs
100
50
ns
0.1
4.5
0.1
0.9
µs
4.7
1.2
µs
t_HD.STA
t_SU.STA
t_HD.DAT
t_SU.DAT
t_R
t_F
t_SU.STO
t_DH
t_WR
Endurance⁽¹⁾
Start Hold Time
Start Set-up Time
Data In Hold Time
Data In Set-up Time
Inputs Rise Time⁽¹⁾
Inputs Fall Time⁽¹⁾
Stop Set-up Time
Data Out Hold Time
Write Cycle Time
5.0V, 25°C, Page Mode
Notes: 1. This parameter is characterized and is not 100% tested.
4.0
0.6
µs
4.7
0.6
µs
0
0
µs
200
100
ns
1.0
0.3
µs
300
300
ns
4.7
0.6
µs
100
50
ns
10
10
ms
1M
1M
Write
cycles
Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is nor-
mally pulled high with an external device. Data on the SDA
pin may change only during SCL low time periods (refer to
Data Validity timing diagram). Data changes during SCL
high periods will indicate a start or stop condition as
defined below.
START CONDITION: A high-to-low transition of SDA with
SCL high is a start condition which must precede any other
command (refer to Start and Stop Definition timing dia-
gram).
STOP CONDITION: A low-to-high transition of SDA with
SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power
mode (refer to Start and Stop Definition timing diagram).
ACKNOWLEDGE: All addresses and data words are seri-
ally transmitted to and from the EEPROM in 8-bit words.
The EEPROM sends a zero to acknowledge that it has
received each word. This happens during the ninth clock
cycle.
STANDBY MODE: The AT24C164 features a low power
standby mode which is enabled: a) upon power-up and b)
after the receipt of the STOP bit and the completion of any
internal operations.
MEMORY RESET: After an interruption in protocol, power
loss or system reset, the AT24C164 can be reset by follow-
ing these steps:
(a) Clock up to 9 cycles, (b) look for SDA high in each cycle
while SCL is high and then (c) create a start condition as
SDA is high.
4
AT24C164