|
AT32UC3A3256S_09 Datasheet, PDF (39/75 Pages) ATMEL Corporation – AVR32 32-Bit Microcontroller | |||
|
◁ |
AT32UC3A3
⢠Compatible with PMBus
⢠Compatible with Atmel Two-Wire Interface Serial Memories
⢠DMA interface for reducing CPU load
⢠Arbitrary transfer lengths, including 0 data bytes
⢠Optional clock stretching if transmit or receive buffers not ready for data transfer
8.4.16
Synchronous Serial Controller
⢠Provides serial synchronous communication links used in audio and telecom applications
⢠Independent receiver and transmitter, common clock divider
⢠Interfaced with two Peripheral DMA Controller channels to reduce processor overhead
⢠Configurable frame sync and data length
⢠Receiver and transmitter can be configured to start automatically or on detection of different
events on the frame sync signal
⢠Receiver and transmitter include a data signal, a clock signa,l and a frame synchronization signal
8.4.17
Universal Synchronous Asynchronous Receiver Transmitter
⢠Programmable Baud Rate Generator
⢠5- to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications
â 1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode
â Parity Generation and Error Detection
â Framing Error Detection, Overrun Error Detection
â MSB- or LSB-first
â Optional Break Generation and Detection
â By 8 or by 16 Over-sampling Receiver Frequency
â Optional Hardware Handshaking RTS-CTS
â Optional Modem Signal Management DTR-DSR-DCD-RI
â Receiver Time-out and Transmitter Timeguard
â Optional Multidrop Mode with Address Generation and Detection
⢠RS485 with Driver Control Signal
⢠ISO7816, T = 0 or T = 1 Protocols for Interfacing with Smart Cards
â NACK Handling, Error Counter with Repetition and Iteration Limit
⢠IrDA Modulation and Demodulation
â Communication at up to 115.2 Kbps
⢠SPI Mode
â Master or Slave
â Serial Clock Programmable Phase and Polarity
â SPI Serial Clock (CLK) Frequency up to Internal Clock Frequency CLK_USART/4
⢠LIN Mode
â Compliant with LIN 1.3 and LIN 2.0 specifications
â Master or Slave
â Processing of frames with up to 256 data bytes
â Response Data length can be configurable or defined automatically by the Identifier
â Self synchronization in Slave node configuration
â Automatic processing and verification of the âSynch Breakâ and the âSynch Fieldâ
â The âSynch Breakâ is detected even if it is partially superimposed with a data byte
â Automatic Identifier parity calculation/sending and verification
â Parity sending and verification can be disabled
â Automatic Checksum calculation/sending and verification
â Checksum sending and verification can be disabled
â Support both âClassicâ and âEnhancedâ checksum types
39
32072ASâAVR32â03/09
|
▷ |