English
Language : 

AT30TSE004A_14 Datasheet, PDF (30/45 Pages) ATMEL Corporation – Integrated Temperature Sensor with Serial EEPROM
7.2.2
Page Write
The 4-Kbit Serial EEPROM is capable of writing up to 16 data bytes at a time executing the Page Write protocol
sequence (see Figure 7-4). A partial or full Page Write operation is initiated the same as a Byte Write operation
except that the Master does not send a Stop condition after the first data word is clocked in. Instead, after the
Serial EEPROM has acknowledged receipt of the first data word, the Master can transmit up to fifteen more data
words. The device will respond with an ACK after each data word is received. The lower four bits of the data
word address are internally incremented following the receipt of each data word. The higher data word address
bits are not incremented, retaining the memory page row location. When the internally generated word address
reaches the page boundary, then the following data word is placed at the beginning of the same page. If more
than sixteen data words are transmitted to the Serial EEPROM, the data word address will roll-over and the
previous data will be overwritten. The address roll-over during a Write sequence is from the last byte of the
current page to the first byte of the same page.
The Master ends the Page Write sequence with a Stop condition during the 10th clock cycle to initiate the
internally self-timed write cycle. A Stop condition issued during any other clock cycle during the Write operation
will not trigger the internally self-timed write cycle. Once the write cycle begins, the pre-loaded data words will
be programmed in the amount of time not to exceed the tWR specification. All inputs are ignored by the Serial
EEPROM during the write cycle and the Serial EEPROM will not respond until the write cycle is complete. The
tWR time is defined in more detail in Section 7.2.4 on page 32. During this time, the Master should wait a fixed
amount of time set to the tWR specification, or for time sensitive applications, an ACK polling routine can be
implemented (see Figure 7-5 on page 32).
Figure 7-4. Page Write to Serial EEPROM
SCL
SDA
Start
by
Master
12 3 4 567 89 12 345 67 89
Device Address Byte
Word Address Byte
1 0 1 0 A2 A1 A0 0 0 A7 A6 A5 A4 A3 A2 A1 A0 0
MSB
MSB
ACK
from
Slave
ACK
from
Slave
12 3 4 567 89 12 345 67 89 123 45 67 89
Data Word (n)
Data Word (n+1)
Data Word (n+15)
D7 D6 D5 D4 D3 D2 D1 D0 0 D7 D6 D5 D4 D3 D2 D1 D0 0 D7 D6 D5 D4 D3 D2 D1 D0 0
MSB
MSB
MSB
ACK
from
Slave
ACK
from
Slave
ACK
from
Slave
Stop
by
Master
30 AT30TSE004A [DATASHEET]
Atmel-8868C-DTS-AT30TSE004A-Datasheet_122013