AT90USB82_0811 Datasheet, PDF (174/306 Pages) ATMEL Corporation – 8-bit Microcontroller with 8/16K Bytes of ISP Flash and USB Controller

control logic is disabled. The USART RX and TX control logic is replaced by a common SPI
transfer control logic. However, the pin control logic and interrupt generation logic is identical in
both modes of operation.
The I/O register locations are the same in both modes. However, some of the functionality of the
control registers changes when using MSPIM.
18.2
Clock Generation
The Clock Generation logic generates the base clock for the Transmitter and Receiver. For
USART MSPIM mode of operation only internal clock generation (i.e. master operation) is sup-
ported. The Data Direction Register for the XCKn pin (DDR_XCKn) must therefore be set to one
(i.e. as output) for the USART in MSPIM to operate correctly. Preferably the DDR_XCKn should
be set up before the USART in MSPIM is enabled (i.e. TXENn and RXENn bit set to one).
The internal clock generation used in MSPIM mode is identical to the USART synchronous mas-
ter mode. The baud rate or UBRRn setting can therefore be calculated using the same
equations, see Table 18-1:
Table 18-1. Equations for Calculating Baud Rate Register Setting
Operating Mode
Equation for Calculating Baud Rate⁽¹⁾
Equation for Calculating UBRRn Value
Synchronous Master mode
BAUD = -₂---₍---_U----_B---^f--_R^O----^S_R---^C--_n----+-----₁----₎
UBRRn = ₂----_B-^f--^O-_A---^S-_U--^C---_D--- – 1
Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps)
BAUD
Baud rate (in bits per second, bps)
f_OSC
UBRRn
System Oscillator clock frequency
Contents of the UBRRnH and UBRRnL Registers, (0-4095)
174 AT90USB82/162
7707E–AVR–11/08