ATMEGA48V_09 Datasheet, PDF (100/378 Pages) ATMEL Corporation – 8-bit Microcontroller with 8K Bytes In-System Programmable Flash

14.9 Register Description
14.9.1 TCCR0A – Timer/Counter Control Register A
Bit
7
6
5
4
3
0x24 (0x44)
COM0A1 COM0A0 COM0B1 COM0B0
–
Read/Write
R/W
R/W
R/W
R/W
R
Initial Value
0
0
0
0
0
2
1
0
–
WGM01 WGM00 TCCR0A
R
R/W
R/W
0
0
0
• Bits 7:6 – COM0A1:0: Compare Match Output A Mode
These bits control the Output Compare pin (OC0A) behavior. If one or both of the COM0A1:0
bits are set, the OC0A output overrides the normal port functionality of the I/O pin it is connected
to. However, note that the Data Direction Register (DDR) bit corresponding to the OC0A pin
must be set in order to enable the output driver.
When OC0A is connected to the pin, the function of the COM0A1:0 bits depends on the
WGM02:0 bit setting. Table 14-2 shows the COM0A1:0 bit functionality when the WGM02:0 bits
are set to a normal or CTC mode (non-PWM).
Table 14-2.
COM0A1
0
0
1
1
Compare Output Mode, non-PWM Mode
COM0A0 Description
0
Normal port operation, OC0A disconnected.
1
Toggle OC0A on Compare Match
0
Clear OC0A on Compare Match
1
Set OC0A on Compare Match
Table 14-3 shows the COM0A1:0 bit functionality when the WGM01:0 bits are set to fast PWM
mode.
Table 14-3.
COM0A1
0
0
1
1
Compare Output Mode, Fast PWM Mode⁽¹⁾
COM0A0 Description
0
Normal port operation, OC0A disconnected.
1
WGM02 = 0: Normal Port Operation, OC0A Disconnected.
WGM02 = 1: Toggle OC0A on Compare Match.
0
Clear OC0A on Compare Match, set OC0A at BOTTOM,
(non-inverting mode)
1
Set OC0A on Compare Match, clear OC0A at BOTTOM,
(inverting mode)
Note:
1. A special case occurs when OCR0A equals TOP and COM0A1 is set. In this case, the Com-
pare Match is ignored, but the set or clear is done at BOTTOM. See “Fast PWM Mode” on
page 95 for more details.
100 ATmega48/88/168
2545R–AVR–07/09