ATV5000 Datasheet, PDF (1/13 Pages) ATMEL Corporation – High Density UV Erasable Programmable Logic Device

ATV5000/L
Features
• ^{Advanced Programmable Logic Device - High Gate Utilization}
• ^{Flexible Interconnect Architecture - Universal Routing}
• ^{Flexible Logic Cells - 128 Flip-Flops and 52 Latches}
• ^{Multiple Flip-Flop Types - Synchronous or Asynchronous Registers}
• ^{High Speed - 50 MHz Operation}
• ^{Complete Third Party Software Support}
No Placement, Routing or Layout Software Required
• Proven and Reliable High Speed CMOS EPROM Process
2000 V ESD Protection
200 mA Latchup Immunity
• ^{Reprogrammable - Tested 100% for Programmability}
• ^{Commercial, Industrial and Military Temperature Grades}
Block Diagram
52 INPUT
LATCHES
8
INPUT
PINS
UNIVERSAL
AND
REGIONAL
INTERCONNECT
52 LOGIC CELLS
(104 FLIP-FLOPS)
24 BURIED CELLS
(24 FLIP-FLOPS)
52
I/O
PINS
High Density
UV Erasable
Programmable
Logic Device
Description
The Atmel V5000 is an easy to use, high density programmable logic device. Its simple, regu-
lar architecture translates into increased utilization and high performance.
The ATV5000 has one programmable combinatorial logic array. This guarantees easy inter-
connection of and uniform performance from all nodes. "Sum terms", which are easy to use
groupings of AND-OR gates, provide combinatorial logic blocks. Sum terms can be wire-
OR’d together to integrate larger logic blocks. To expand the levels of logic, buried sum terms
feed back into the logic array. The 52 I/O pins can each be driven by a register or a sum term.
Each I/O pin has an individually enabled input latch.
All 128 registers are configurable as D- or T-types without using extra logic gates. Individual
sum terms, asynchronous presets, resets and clocks give each flip-flop added flexibility. A
direct "clock from pin" option guarantees synchronization and fast clock to output perform-
ance.
Standard, off-the-shelf third-party software tools and programmers support the ATV5000.
This minimizes start-up investment and improves product support.
Chip Carrier
Pin Configuration
Pin Name
IN
Pins 2,32,36,66
Pins 1,34,35,68
I/O
VCC
Function
Logic and Clock Inputs
Input/Register Clocks 1-4
Input/Latch Clocks 1-4
Bidirectional Buffers
+5 V Supply
JLCC
VCC GND
I/Os
IN _IN I/Os
1
I/Os
I/Os
GND
I/Os 18
VCC
VCC
52 I/Os
GND
I/Os
I/Os
35
I/Os IN IN
I/Os
GND VCC
0065B
1-193