|
AT91SAM7S256 Datasheet, PDF (1/42 Pages) ATMEL Corporation – AT91 ARM THUMB-BASED MICROCONTROLLERS | |||
|
Features
⢠Incorporates the ARM7TDMI® ARM® Thumb® Processor
â High-performance 32-bit RISC Architecture
â High-density 16-bit Instruction Set
â Leader in MIPS/Watt
â Embedded*ICE⢠In-circuit Emulation, Debug Communication Channel Support
⢠Internal High-speed Flash
â 256 kbytes, organized in 1024 Pages of 256 Bytes (AT91SAM7S256)
â 128 kbytes, organized in 512 Pages of 256 Bytes (AT91SAM7S128)
â 64 kbytes, organized in 512 Pages of 128 Bytes (AT91SAM7S64)
â 32 kbytes, organized in 256 Pages of 128 Bytes (AT91SAM7S321/32)
â Single Cycle Access at Up to 30 MHz in Worst Case Conditions
â Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
â Page Programming Time: 6 ms, Including Page Auto-erase, Full Erase Time: 15 ms
â 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities,
Flash Security Bit
â Fast Flash Programming Interface for High Volume Production
⢠Internal High-speed SRAM, Single-cycle Access at Maximum Speed
â 64 kbytes (AT91SAM7S256)
â 32 kbytes (AT91SAM7S128)
â 16 kbytes (AT91SAM7S64)
â 8 kbytes (AT91SAM7S321/32)
⢠Memory Controller (MC)
â Embedded Flash Controller, Abort Status and Misalignment Detection
⢠Reset Controller (RSTC)
â Based on Power-on Reset and Low-power Factory-calibrated Brown-out Detector
â Provides External Reset Signal Shaping and Reset Source Status
⢠Clock Generator (CKGR)
â Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
⢠Power Management Controller (PMC)
â Software Power Optimization Capabilities, Including Slow Clock Mode (Down to
500 Hz) and Idle Mode
â Three Programmable External Clock Signals
⢠Advanced Interrupt Controller (AIC)
â Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
â Two (AT91SAM7S256/128/64/321) or One (AT91SAM7S32) External Interrupt
Sources and One Fast Interrupt Source, Spurious Interrupt Protected
⢠Debug Unit (DBGU)
â 2-wire UART and Support for Debug Communication Channel interrupt,
Programmable ICE Access Prevention
⢠Periodic Interval Timer (PIT)
â 20-bit Programmable Counter plus 12-bit Interval Counter
⢠Windowed Watchdog (WDT)
â 12-bit key-protected Programmable Counter
â Provides Reset or Interrupt Signals to the System
â Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
⢠Real-time Timer (RTT)
â 32-bit Free-running Counter with Alarm
â Runs Off the Internal RC Oscillator
AT91 ARM®
Thumb®-based
Microcontrollers
AT91SAM7S256
AT91SAM7S128
AT91SAM7S64
AT91SAM7S321
AT91SAM7S32
Summary
6175BSâATARMâ04-Nov-05
|
▷ |