AT89C51IC2 Datasheet, PDF (1/147 Pages) ATMEL Corporation – 8-bit Flash Microcontroller with 2-wire Interface

Features
• 80C52 Compatible
– 8051 Pin and Instruction Compatible
– Four 8-bit I/O ports + 2 I/O 2-wire Interface (TWI) Pins
– Three 16-bit Timer/Counters
– 256 bytes Scratch Pad RAM
– 10 Interrupt Sources with 4 Priority Levels
– Dual Data Pointer
• Variable Length MOVX for Slow RAM/Peripherals
• ISP (In-System-Programming) Using Standard V_cc Power Supply
• Boot ROM Contains Low Level Flash Programming Routines and a Default Serial
Loader
• High-speed Architecture
– In Standard Mode:
40 MHz (Vcc 2.7V to 5.5V, both Internal and external code execution)
60 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
– In X2 mode (6 Clocks/machine cycle)
20 MHz (Vcc 2.7V to 5.5V, both Internal and external code execution)
30 MHz (Vcc 4.5V to 5.5V and Internal Code execution only)
– 32K Bytes On-chip Flash Program/Data Memory
– Byte and Page (128 Bytes) Erase and Write
– 100K Write Cycles
• On-chip 1024 Bytes Expanded RAM (XRAM)
– Software Selectable Size (0, 256, 512, 768, 1024 Bytes)
– 256 Bytes Selected at Reset for TS87C51RB2/RC2 Compatibility
• Keyboard Interrupt Interface on Port P1
• 400-Kbits/s Multimaster 2-wire Interface
• SPI Interface (Master/Slave Mode)
• Sub-clock 32 kHz Crystal Oscillator
• 8-bit clock Prescaler
• Improved X2 Mode With Independant Selection for CPU and Each Peripheral
• Programmable Counter Array 5 Channels with:
– High Speed Output
– Compare/Capture
– Pulse Width Modulator
– Watchdog Timer Capabilities
• Asynchronous Port Reset
• Full-duplex Enhanced UART
• Dedicated Baud Rate Generator for UART
• Low EMI (Inhibit ALE)
• Hardware Watchdog Timer (One-time enabled with Reset-Out)
• Power Control Modes:
– Idle Mode
– Power-down Mode
– Power-Off Flag
• Power Supply:
– 2.7 to 3.6 (3V Version)
– 2.7 to 5.5V (5V Version)
• Temperature Ranges: Commercial (0 to +70°C) and Industrial (-40°C to +85°C)
• Packages: PLC44, VQFP44
8-bit Flash
Microcontroller
with 2-wire
Interface
AT89C51IC2
Rev. 4301C–8051–06/06
1