ATH18K12 Datasheet, PDF (1/13 Pages) Astec America, Inc – 18-A, 12-V Input Non-Isolated Wide-Output Adjust Power Module

ATH18K12 Series —12-V Input
18-A, 12-V Input Non-Isolated
Wide-Output Adjust Power Module
NOMINAL SIZE =
1.5 in x 0.87 in
(38,1 mm x 22,1 mm)
REVISION 00 (30SEP2003)
Features
• Up to 18 A Output Current
• 12-V Input Voltage
• Wide-Output Voltage Adjust
(1.2 V to 5.5 V)
• Efficiencies up to 95 %
• 195 W/in³ Power Density
• On/Off Inhibit
• Output Voltage Sense
• Margin Up/Down Controls
• Under-Voltage Lockout
• Auto-Track™ Sequencing
• Output Over-Current Protection
(Non-Latching, Auto-Reset)
• Over-Temperature Protection
• Surface Mountable
• Operating Temp: –40 to +85 °C
• DSP Compatible Output Voltages
• IPC Lead Free 2
• Point-of-Load Alliance (POLA)
Compatible
Description
The ATH18K12 series of non-isolated
power modules offers OEM designers a
combination of high performance, small
footprint, and industry leading features.
As part of a new class of power modules,
these products provide designers with the
flexibility to power the most complex
multi-processor digital systems using
off-the-shelf catalog parts.
The series employs double-sided surface
mount construction and provides high-
performance step-down power conversion
for up to 18 A of output current from a
12-V input bus voltage. The output volt-
age of the ATH18K12 can be set to any
value over the range, 1.2 V to 5.5 V, using
a single resistor.
This series includes Auto-Track™.
Auto-Track™ simplifies the task of supply
voltage sequencing in a power system by
enabling modules to track each other, or
any external voltage, during power up and
power down.
Other operating features include an
on/off inhibit, output voltage adjust (trim),
and margin up/down controls. To ensure
tight load regulation, an output voltage
sense is also provided. A non-latching
over-current trip and over-temperature
shutdown provides load fault protection.
Target applications include complex
multi-voltage, multi-processor systems
that incorporate the industry’s high-speed
DSPs, micro-processors and bus drivers.
Pin Configuration
Pin Function
1 GND
2 Vin
3 Inhibit *
4 Vo Adjust
5 Vo Sense
6 Vout
7 GND
8 Track
9 Margin Down *
10 Margin Up *
* Denotes negative logic:
Open = Normal operation
Ground = Function active
ASuetoq-uTerancckin™g
Standard Application
Track
Margin Down
Margin Up
V_IN
Inhibit
GND
10 9 8
1
7
ATPHTH181K201220-W9S
(Top View)
2
6
345
C_IN
560 µF
(Required)
R_SET (Required)
0.1 W, 1 %
Rset = Resistor to set the desired output
voltage (see spec. table for values).
Cin = Required electrolytic 560 µF
Cout = Optional 330 µF electrolytic
V_OUT
V_o Sense
L
O
C_OUT
A
330 µF
D
(Optional)
GND
North America (USA): 1-888-41-ASTEC
Europe (UK): 44(1384)842-211
Asia (HK): 852-2437-9662