AX88180 Datasheet, PDF (1/47 Pages) ASIX Electronics Corporation – High-Performance Non-PCI 32-bit 10/100/1000M Gigabit Ethernet Controller

AX88180
High-Performance Non-PCI
32-bit 10/100/1000M Gigabit Ethernet Controller
Document No: AX88180/V1.4
Features
● High-performance non-PCI local bus
Support 10/100/1000Mbps data rate with RGMII
16/32-bit SRAM-like host interface
or MII in 10/100Mbps data rate.
Support big/little endian data bus type
Support back-pressure flow control for half-duplex
Large embedded SRAM for packet buffers
operation
32K bytes for receive buffer
Support packet length set by software
8K bytes for transmit buffer
Support max 4K bytes JUMBO packet
Support IP/TCP/UDP checksum offloads
● Support Wake-on-LAN function by following events
Support interrupt with high or low active trigger
Detection of network link-up state
mode
Receipt of a Magic Packet
● Highly-integrated Gigabit Ethernet controller
● Support Magic Packet detection for remote wake-up
Compatible with IEEE802.3, 802.3u, and 802.3ab after power–on reset
standards
● Support EEPROM interface
Support 10/100/1000Mbps data rate
● Support PCMCIA in 16-bit mode
Support full duplex operation with 1000Mbps data ● Support synchronous or asynchronous mode to host
rate
MCU
Support full and half duplex operations with ● Integrated voltage regulator from 3.3V to 2.5V
10/100Mbps date rate
● 2.5V for core and 3.3V I/O with 5V tolerance
Support 10/100/1000Mbps N-way Auto-negotiation ● 128-pin LQFP with CMOS process, RoHS package
operation
● US patent approved (NO 6799231)
Support IEEE 802.3x flow control for full-duplex
operation
Product Description
The AX88180 is a high-performance and cost-effective non-PCI Gigabit Ethernet controller for various embedded
systems including consumer electronics and home network markets that require a higher bandwidth of network
connectivity. The AX88180 supports 16/32-bit SRAM-like host interface and Gigabit Ethernet MAC, which is
IEEE802.3 10Base-T, IEEE802.3u 100Base-T, and IEEE802.3ab 1000Base-T compatible. The AX88180 supports
full-duplex or half-duplex operation at 10/100/1000Mbps speed with auto-negotiation or manual setting. The AX88180
integrates large embedded SRAM for packet buffers to accommodate high bandwidth applications and supports
IP/TCP/UDP checksum to offload processing loading from microprocessor/microcontroller in an embedded system
System Block Diagram
Always contact ASIX for possible updates before starting a design.
This data sheet contains new products information. ASIX ELECTRONICS reserves the rights to modify product
specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent
accompany the sale of the product.
ASIX ELECTRONICS CORPORATION
4F, NO.8, Hsin Ann Rd., Hsinchu Science Park, Hsinchu, Taiwan, R.O.C.
TEL: [phone]
FAX: [phone]
Released Date: 5/18/2007
http://www.asix.com.tw